

## **Single-chip Type with Built-in FET Switching Regulator Series**



# **High-efficiency Step-up/down Switching Regulators with Built-in Power MOSFET**

### **BD8305MUV**

No.09027EBT08

#### ● General Description

ROHM's highly-efficient step-up/down switching regulator BD8305MUV produces step-up/down output including 3.3 V from 1 cell of lithium battery with just one coil.

This IC adopts an original step-up/down drive system and creates a higher efficient power supply than conventional Sepic-system or H-bridge system switching regulators.

#### ● Features

- 1) Highly-efficient step-up/down DC/DC converter to be constructed just with one inductor.
- 2) Input voltage 2.5 V 5.5 V
- 3) Output current 1 A at 3.3 V
	- 800 mA at 5.0 V
- 4) Incorporates soft-start function.
- 5) Incorporates timer latch system short protecting function.
- 6) High heat radiation surface mounted package VQFN020V4040
- Application

General portable equipment like portable audio or DSC/DVC

• Operating Conditions (Ta =  $25^{\circ}$ C)



#### ● Absolute Maximum Ratings



\*1 When installed on a 70.0 mm × 70.0 mm × 1.6 mm glass epoxy board. The rating is reduced by 5.6 mW/°C at Ta = 25°C or more.

\* These specifications are subject to change without advance notice for modifications and other reasons.

#### ● Electrical Characteristics

(Unless otherwise specified, Ta =  $25 \degree C$ , VCC =  $3.7 \text{ V}$ )



#### • Description of Pins





Fig. 1 Pin layout

● Block Diagram



Fig. 2 Block diagram

#### • Description of Blocks

#### 1. VREF

 This block generates ERROR AMP reference voltage. The reference voltage is 0.8 V.

2. UVLO

Circuit for preventing low voltage malfunction

Prevents malfunction of the internal circuit at activation of the power supply voltage or at low power supply voltage. Monitors VCC pin voltage to turn off all output FET and DC/DC converter output when VCC voltage is lower than 2.2 V, and reset the timer latch of the internal SCP circuit and soft-start circuit.

3. SCP

Timer latch system short-circuit protection circuit

When the INV pin is the set 0.8 V or lower voltage, the internal SCP circuit starts counting.

The internal counter is in synch with OSC, the latch circuit activates after the counter counts about 8200 oscillations to turn off DC/DC converter output (about 8.2 msec when RT =47KΩ).

To reset the latch circuit, turn off the STB pin once. Then, turn it on again or turn on the power supply voltage again.

4. OSC

 Oscillation circuit to change frequency by external resistance of the RT pin (20 pin). When  $RT = 47$  k $\Omega$ , operation frequency is set at 1 MHz.

5. ERROR AMP

 Error amplifier for detecting output signals and output PWM control signals The internal reference voltage is set at 0.8 V.

6. PWM COMP

 Voltage-pulse width converter for controlling output voltage corresponding to input voltage Comparing the internal SLOPE waveform with the ERROR AMP output voltage, PWM COMP controls the pulse width and outputs to the driver.

Max Duty and Min Duty are set at the primary side and the secondary side of the inductor respectively, which are as follows:



7. SOFT START

 Circuit for preventing in-rush current at startup by bringing the output voltage of the DC/DC converter into a soft-start Soft-start time is in synch with the internal OSC, and the output voltage of the DC/DC converter reaches the set voltage after about 1000 oscillations (About 1 msec when RT = 47 kΩ).

8. PRE DRIVER

CMOS inverter circuit for driving the built-in Pch/Nch FET Dead time is provided for preventing feedthrough during switching. The dead time is set at about 15 nsec for each individual SWs.

#### 9. STBY\_IO

 Voltage applied on STB pin (19 pin) to control ON/OFF of IC Turned ON when a voltage of 1.5 V or higher is applied and turned OFF when the terminal is open or 0 V is applied. Incorporates approximately 400 kΩ pull-down resistance.

10. Pch/Nch FET SW

Built-in SW for switching the coil current of the DC/DC converter. Pch FET is about 120m $\Omega$  and Nch is 100m $\Omega$ . Since the current rating of this FET is 2A,it should be used within 1.6A in total including the DC current and ripple current of the coil.

#### ● Reference Data

(Unless otherwise specified, Ta = 25°C, VCC = 3.7 V)



Fig.10 Lx1 Pch FET ON resistance

Fig.11 Lx1 Nch FET ON resistance





Fig.12 Lx2 Pch FET ON resistance Fig.13 Lx2 Nch FET ON resistance



Fig.14 VCC input current



Fig.15 PVCC input current Fig.16 VOUT input current





Fig.17 OCP detect threshold -Ta

-25 0 25 50 75 100 TEMPERATURE [℃]

 $_{0.0}$  L<br>-25 0.5  $8^{1.5}_{0.1.0}$ 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0

OCP detect threshold [A]



Fig.18 OCP detect threshold -VCC





● Example of Board Layout



Fig.21 Example of Board Layout

● Reference Application Data (Example of application 1)







・(Example of application2)



Fig.25 Maximum output current



Fig.26 Power conversion efficiency



Fig.27 Line regulation



Fig.28 Load regulation

ΔIL

Fig. 29 Ripple current

#### • Selection of Parts for Applications

#### (1) Output inductor

A shielded inductor that satisfies the current rating (current value, Ipeak as shown in the drawing below) and has a low DCR (direct current resistance component) is recommended. Inductor values affect output ripple current greatly.

Ripple current can be reduced as the coil L value becomes larger and the switching frequency becomes higher as the equations shown below.

Ipeak =Iout ×(Vout/VIN) /η $+$   $\Delta I L/2$  [A] (1)

$$
\angle IIL = \frac{(\text{Vin-Vout})}{L} \times \frac{\text{Vout}}{\text{Vin}} \times \frac{1}{f} [A] \text{ (in step-down mode)} \tag{2}
$$
\n
$$
\angle IIL = \frac{|(\text{Vin-Vout})|}{L} \times \frac{\text{Vout} \times 2 \times 0.85}{(\text{Vin+Vout})} \times \frac{1}{f} [A] \text{ (in step-up/down mode)} \tag{3}
$$
\n
$$
\angle IIL = \frac{(\text{Vout-Vin})}{L} \times \frac{\text{Vin}}{\text{Vout}} \times \frac{1}{f} [A] \text{ (in step-up mode)} \tag{4}
$$

(η: Efficiency, ∆IL: Output ripple current, f: Switching frequency)

As a guide, output ripple current should be set at about 20 to 50% of the maximum output current.

\* Current over the coil rating flowing in the coil brings the coil into magnetic saturation, which may lead to lower efficiency or output oscillation. Select an inductor with an adequate margin so that the peak current does not exceed the rated current of the coil.

#### (2) Output capacitor

A ceramic capacitor with low ESR is recommended for output in order to reduce output ripple.

There must be an adequate margin between the maximum rating and output voltage of the capacitor, taking the DC bias property into consideration.

Output ripple voltage when ceramic capacitor is used is obtained by the following equation.

$$
Vpp = \angle I L \times \frac{1}{2\pi \times f \times C_0} + \angle I L \times R_{ESR} [V] \cdots (5)
$$

Setting must be performed so that output ripple is within the allowable ripple voltage.

#### (3) Setting of oscillation frequency

Oscillation frequency can be set using a resistance value connected to the RT pin (1 pin).

Oscillation frequency is set at 1 MHz when RT = 47 kΩ, and frequency is inversely proportional to RT value. See Fig. 30 for the relationship between RT and frequency.

Soft-start time changes along with oscillation frequency.

See Fig. 31 for the relationship between RT and soft-start time.





Fig. 31 Soft-start time – RT pin resistance

\* Note that the above example of frequency setting is just a design target value, and may differ from the actual equipment.

#### **BD8305MUV**

#### (4) Output voltage setting

The internal reference voltage of the ERROR AMP is 0.8 V. Output voltage should be obtained by referring to Equation (8) of Fig.32.



Fig. 32 Setting of feedback resistance

#### (5) Determination of phase compensation

#### Condition for stable application

The condition for feedback system stability under negative feedback is as follows:

- Phase delay is 135 °or less when gain is 1 (0 dB) (Phase margin is 45° or higher)

Since DC/DC converter application is sampled according to the switching frequency, the GBW of the whole system (frequency at which gain is 0 dB) must be set to be equal to or lower than 1/5 of the switching frequency. In summary, target property of applications is as follows:

Phase delay must be 135°or lower when gain is 1 (0 dB) (Phase margin is 45° or higher).

The GBW at that time (frequency when gain is 0 dB) must be equal to or lower than 1/5 of the switching frequency.

For this reason, switching frequency must be increased to improve responsiveness.

One of the points to secure stability by phase compensation is to cancel secondary phase delay (-180°) generated by LC resonance by the secondary phase lead (i.e. put two phase leads).

Since GBW is determined by the phase compensation capacitor attached to the error amplifier, when it is necessary to reduce GBW, the capacitor should be made larger. **-20dB/decade**



Fig.33 General integrator





Fig.34 Frequency property of integrator

Phase compensation when output capacitor with low ESR such as ceramic capacitor is used is as follows:

When output capacitor with low ESR (several tens of mΩ) is used for output, secondary phase lead (two phase leads) must be put to cancel secondary phase lead caused by LC.

One of the examples of phase compensation methods is as follows:



Fig.35 Example of setting of phase compensation

 For setting of phase-lead frequency, both of them should be put near LC resonance frequency. When GBW frequency becomes too high due to the secondary phase lead, it may get stabilized by setting the primary phase delay to a frequency slightly higher than the LC resonance frequency by R3 to compensate it.

● I/O Equivalence Circuit



Fig.36 I/O Equivalence Circuit

#### ● Precautions for Use

1) Absolute Maximum Rating

We dedicate much attention to the quality control of these products, however the possibility of deterioration or destruction exists if the impressed voltage, operating temperature range, etc., exceed the absolute maximum ratings. In addition, it is impossible to predict all destructive situations such as short-circuit modes, open circuit modes, etc. If a special mode exceeding the absolute maximum rating is expected, please review matters and provide physical safety means such as fuses, etc.

2) GND Potential

Keep the potential of the GND pin below the minimum potential at all times.

3) Thermal Design

Work out the thermal design with sufficient margin taking power dissipation (Pd) in the actual operation condition into account.

4) Short Circuit between Pins and Incorrect Mounting

Attention to IC direction or displacement is required when installing the IC on a PCB. If the IC is installed in the wrong way, it may break. Also, the threat of destruction from short-circuits exists if foreign matter invades between outputs or the output and GND of the power supply.

5) Operation under Strong Electromagnetic Field

Be careful of possible malfunctions under strong electromagnetic fields.

6) Common Impedance

When providing a power supply and GND wirings, show sufficient consideration for lowering common impedance and reducing ripple (i.e., using thick short wiring, cutting ripple down by LC, etc.) as much as you can.

7) Thermal Protection Circuit (TSD Circuit)

This IC contains a thermal protection circuit (TSD circuit). The TSD circuit serves to shut off the IC from thermal runaway and does not aim to protect or assure operation of the IC itself. Therefore, do not use the TSD circuit for continuous use or operation after the circuit has tripped.

8) Rush Current at the Time of Power Activation

Be careful of the power supply coupling capacity and the width of the power supply and GND pattern wiring and routing since rush current flows instantaneously at the time of power activation in the case of CMOS IC or ICs with multiple power supplies.

9) IC Terminal Input

This is a monolithic IC and has P+ isolation and a P substrate for element isolation between each element. P-N junctions are formed and various parasitic elements are configured using these P layers and N layers of the individual elements.

For example, if a resistor and transistor are connected to a terminal as shown on Fig.37:

○ The P-N junction operates as a parasitic diode when GND > (Terminal A) in the case of a resistor or when GND > (Pin B) in the case of a transistor (NPN)

○ Also, a parasitic NPN transistor operates using the N layer of another element adjacent to the previous diode in the case of a transistor (NPN) when GND > (Pin B).

The parasitic element consequently rises under the potential relationship because of the IC's structure. The parasitic element pulls interference that could cause malfunctions or destruction out of the circuit. Therefore, use caution to avoid the operation of parasitic elements caused by applying voltage to an input terminal lower than the GND (P board), etc.



Fig.37 Example of simple structure of Bipolar IC

#### **Ordering part number**



#### **VQFN020V4040**







Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

## ROHM Customer Support System

http://www.rohm.com/contact/