# **High Speed Dual-Channel, Bi-Directional Ceramic Digital Isolator**

## Product Preview

# NCID9210 / NCID9216

## Description

The NCID9210 and NCID9216 are galvanically isolated full duplex, bi-directional, high-speed dual-channel digital isolators. These devices support isolated communications thereby allowing digital signals to communicate between systems without conducting ground loops or hazardous voltages.

They utilize ON Semiconductor patented galvanic off-chip capacitor isolation technology and optimized IC design to achieve high insulation and high noise immunity, characterized by high common mode rejection and power supply rejection specifications. The thick ceramic substrate yields capacitors with ~25 times the thickness of thin film on-chip capacitors and coreless transformers. The result is a combination of the electrical performance benefits that digital isolators offer with the safety reliability of a >0.5 mm insulator barrier similar to what has historically been offered by optocouplers.

The device is housed in a 16-pin wide body small outline package.

- Off-Chip Capacitive Isolation to Achieve Reliable High Voltage Insulation
  - DTI (Distance Through Insulation): ≥ 0.5 mm
  - ♦ Maximum Working Insulation Voltage: 2000 V<sub>peak</sub>
- Full Duplex, Bi-directional Communication
- 100 KV/µs Minimum Common Mode Rejection
- High Speed:
  - 50 Mbit/s Data Rate (NRZ)
  - 25 ns Maximum Propagation Delay
  - 10 ns Maximum Pulse Width Distortion
- 8 mm Creepage and Clearance Distance to Achieve Reliable High Voltage Insulation.
- Specifications Guaranteed Over 2.5 V to 5.5 V Supply Voltage and -40°C to 125°C Extended Temperature Range
- Over Temperature Detection
- NCIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable (Pending)
- Safety and Regulatory Approvals
  - ◆ UL1577, 5000 V<sub>RMS</sub> for 1 Minute
  - ◆ DIN VDE V 0884-11 (Pending)

## **Typical Applications**

- Isolated PWM Control
- Industrial Fieldbus Communications
- Microprocessor System Interface (SPI, I<sup>2</sup>C, etc.)




## ON Semiconductor®

www.onsemi.com



SOIC16 W CASE 751EN

## **MARKING DIAGRAM**



= Assembly Location

WI = Wafer Lot = Year WW = Work Week

9210/9216 = Specific Device Code

## ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet

- Programmable Logic Control
- Isolated Data Acquisition System
- Voltage Level Translator

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

## **PIN CONFIGURATION**




Figure 1. Pin and Channel Configuration

## **BLOCK DIAGRAM**




Figure 2. Functional Block Diagram

## **PIN DEFINITIONS**

Name	Pin No. NCID9210	Pin No. NCID9216	Description	
GND1	1	1	Ground, Primary Side	
NC	2	2	No Connect	
V <sub>DD1</sub>	3	3	Power Supply, Primary Side	
$V_{OA}$	4	13	Output, Channel A	
V <sub>INB</sub>	5	12	Input, Channel B	
NC	6	6	No Connect	
GND1	7	7	Ground, Primary Side	
NC	8	8	No Connect	
GND2	9	9	Ground, Secondary Side	
NC	10	10	No Connect	
NC	11	11	No Connect	
V <sub>OB</sub>	12	5	Output, Channel B	
V <sub>INA</sub>	13	4	Input, Channel A	
$V_{DD2}$	14	14	Power Supply, Secondary Side	
NC	15	15	No Connect	
GND2	16	16	Ground, Secondary Side	

## TRUTH TABLE (Note 1)

V <sub>INX</sub>	V <sub>DDI</sub>	$V_{DDO}$	V <sub>OX</sub>	Comment
Н	Power Up	Power Up	Н	Normal Operation
L	Power Up	Power Up	L	Normal Operation
Х	Power Down	Power Up	L	Default low; $V_{\mbox{\scriptsize OX}}$ return to normal operation when $V_{\mbox{\scriptsize DDI}}$ change to Power Up
X	Power Up	Power Down	Undetermined (Note 2)	$V_{\mbox{\scriptsize OX}}$ return to normal operation when $V_{\mbox{\scriptsize DDO}}$ change to Power Up

V<sub>INX</sub> = Input signal of a given channel (A or B). V<sub>OX</sub> = Output signal of a given channel (A or B). V<sub>DD</sub> = Input-side V<sub>DD</sub>. V<sub>DD</sub> = Output-side V<sub>DD</sub>. X = Irrelevant. H = High level. L = Low level.
 The outputs are in undetermined state when V<sub>DDO</sub> < V<sub>UVLO</sub>.

## **SAFETY AND INSULATION RATINGS**

As per DIN VDE V 0884-11, this digital isolator is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings must be ensured by means of protective circuits.

Symbol	Parameter	Parameter			Max	Units
	Installation Classifications per DIN VDE 0110/1.89 Table 1	< 150 V <sub>RMS</sub>		I–IV		
	Rated Mains Voltage	< 300 V <sub>RMS</sub>		I–IV		
		< 450 V <sub>RMS</sub>		I–IV		
		< 600 V <sub>RMS</sub>		I–IV		
		< 1000 V <sub>RMS</sub>		I–III		
	Climatic Classification			40/100/21		
	Pollution Degree (DIN VDE 0110/1.89)			2		
CTI	Comparative Tracking Index (DIN IEC 112/VDE 0303 Part 1)		600			
V <sub>PR</sub>	Input–to–Output Test Voltage, Method b, $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m$ = 1 s, Partial Discharge < 5 pC		3750			V <sub>peak</sub>
	Input-to-Output Test Voltage, Method a, $V_{IORM} \times 1.6 = V_{PR}$ , Type Test with $t_m = 10$ s, Partial Discharge < 5 pC	p–Output Test Voltage, Method a, V <sub>IORM</sub> x 1.6 = V <sub>PR</sub> , Type and Sample th t <sub>m</sub> = 10 s, Partial Discharge < 5 pC				V <sub>peak</sub>
V <sub>IORM</sub>	Maximum Working Insulation Voltage		2000			V <sub>peak</sub>
V <sub>IOTM</sub>	Highest Allowable Over Voltage		8000			V <sub>peak</sub>
E <sub>CR</sub>	External Creepage		8.0			mm
E <sub>CL</sub>	External Clearance		8.0			mm
DTI	Insulation Thickness		0.50			mm
T <sub>Case</sub>	Safety Limit Values – Maximum Values in Failure; Case Temperature					°C
P <sub>S,INPUT</sub>	Safety Limit Values – Maximum Values in Failure; Input Power					mW
P <sub>S,OUTPUT</sub>	Safety Limit Values – Maximum Values in Failure; Output Power					mW
R <sub>IO</sub>	Insulation Resistance at TS, V <sub>IO</sub> = 500 V		10 <sup>9</sup>			Ω

## ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Value	Units
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C
T <sub>OPR</sub>	Operating Temperature	-40 to +125	°C
T <sub>J</sub>	Junction Temperature	-40 to +150	°C
T <sub>SOL</sub>	Lead Solder Temperature (Refer to Reflow Temperature Profile)	260 for 10sec	°C
$V_{DD}$	Supply Voltage (V <sub>DDx</sub> )	-0.5 to 6	V
V	Voltage (V <sub>INx</sub> , V <sub>Ox</sub> )	-0.5 to 6	V
Io	Average Output Current	15	mA
PD	Power Dissipation	210	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
T <sub>A</sub>	Ambient Operating Temperature	-40	+125	°C
$V_{\mathrm{DD1}}V_{\mathrm{DD2}}$	Supply Voltage (Notes 3, 4)	2.5	5.5	V
V <sub>INH</sub>	High Level Input Voltage	0.7 x V <sub>DDI</sub>	V <sub>DDI</sub>	V
V <sub>INL</sub>	Low Level Input Voltage	0	0.1 x V <sub>DDI</sub>	V
V <sub>UVLO+</sub>	Supply Voltage UVLO Rising Threshold	2.2		V
V <sub>UVLO</sub> _	Supply Voltage UVLO Falling Threshold	2.0		V
UVLO <sub>HYS</sub>	Supply Voltage UVLO Hysteresis	0.1		V
I <sub>OH</sub>	High Level Output Current	-2	-	mA
I <sub>OL</sub>	Low Level Output Current	-	2	mA
DR	Signaling Rate	0	50	Mbps

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 3. During power up or down, ensure that both the input and output supply voltages reach the proper recommended operating voltages to avoid any momentary instability at the output state.
- For reliable operation at recommended operating conditions, V<sub>DD</sub> supply pins require at least a pair of external bypass capacitors, placed within 2 mm from V<sub>DD</sub> pins 3 and 14 and GND pins 1 and 16. Recommended values are 0.1 μF and 1 μF.

#### **ISOLATION CHARACTERISTICS**

Apply over all recommended conditions. All typical values are measured at  $T_A$  = 25 $^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>ISO</sub>	Input-Output Isolation Voltage	$T_A$ = 25°C, Relative Humidity < 50%, t = 1.0 minute, $I_{I-O} \le$ 10 $\mu$ A, 50 Hz (Notes 5, 6, 7)	5000			V <sub>RMS</sub>
R <sub>ISO</sub>	Isolation Resistance	V <sub>I-O</sub> = 500 V (Note 5)		10 <sup>11</sup>		
C <sub>ISO</sub>	Isolation Capacitance	V <sub>I-O</sub> = 0 V, Frequency = 1.0 MHz (Note 5)		1		pF

- 5. Device is considered a two-terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together.
- 6. 5,000 V<sub>BMS</sub> for 1-minute duration is equivalent to 6,000 V<sub>BMS</sub> for 1-second duration.
- 7. The input-output isolation voltage is a dielectric voltage rating per UL1577. It should not be regarded as an input-output continuous voltage rating. For the continuous working voltage rating, refer to equipment-level safety specification or DIN VDE V 0884–11 Safety and Insulation Ratings Table on page 3.

## **ELECTRICAL CHARACTERISTICS**

Apply over all recommended conditions,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 2.5$  V to 5.5 V, unless otherwise specified. All typical values are measured at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units	Figure
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -4 mA	$V_{DDO} - 0.4$	V <sub>DDO</sub> – 0.1		V	7
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 4 mA		0.11	0.4	V	8
V <sub>INT+</sub>	Rising Input Voltage Threshold				0.7 x V <sub>DDI</sub>	V	
V <sub>INT</sub> -	Falling Input Voltage Threshold		0.1 x V <sub>DDI</sub>			V	
V <sub>INT(HYS)</sub>	Input Threshold Voltage Hysteresis		0.1 x V <sub>DDI</sub>	0.2 x V <sub>DDI</sub>		V	
I <sub>INH</sub>	High Level Input Current	$V_{IH} = V_{DDI}$			1	μΑ	
I <sub>INL</sub>	Low Level Input Current	V <sub>IL</sub> = 0 V	-1			μΑ	
CMTI	Common Mode Transient Immunity	$V_{I} = V_{DDI} \text{ or } 0 \text{ V}, V_{CM} = 1500 \text{ V}$	100	150		kV/μs	10
C <sub>IN</sub>	Input Capacitance	$V_{IN} = V_{DDI}/2 + 0.4 \text{ x sin } (2\pi \text{ft}),$ f = 1 MHz, $V_{DD}$ = 5 V		2		pF	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

SUPPLY CURRENT CHARACTERISTICS Apply over all recommended conditions,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$  unless otherwise specified. All typical values are measured at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units	Figure
I <sub>DD1</sub>	DC Supply Current	V <sub>DD</sub> = 5 V, V <sub>IN</sub> = 0 V		4.5	6.3	mA	
I <sub>DD2</sub>	Input Low			5.0	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> = 0 V		4.4	6.1	1	
I <sub>DD2</sub>	1			4.9	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 2.5 V, V <sub>IN</sub> = 0 V		4.3	6	1	
I <sub>DD2</sub>				4.8	1		
I <sub>DD1</sub>	DC Supply Current	V <sub>DD</sub> = 5 V, V <sub>IN</sub> = 5 V		11.8	14.5	mA	
I <sub>DD2</sub>	Input High			12.1	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> = 3.3 V		11.7	14.3	1	
I <sub>DD2</sub>	1			11.9	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 2.5 V, V <sub>IN</sub> = 2.5 V		11.6	14.3	1	
I <sub>DD2</sub>	1			11.8	1		
I <sub>DD1</sub>	AC Supply Current 1 Mbps	V <sub>DD</sub> = 5 V, C <sub>L</sub> = 15 pF		8.3	10.5	mA	3,4
I <sub>DD2</sub>		V <sub>IN</sub> = 5 V Square Wave		8.7	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 3.3 V, C <sub>L</sub> = 15 pF		8.1	10.3		
I <sub>DD2</sub>	1	V <sub>IN</sub> = 3.3 V Square Wave		8.5	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 2.5 V, C <sub>L</sub> = 15 pF		8.0	10.1		
I <sub>DD2</sub>	1	V <sub>IN</sub> = 2.5 V Square Wave		8.4	1		
I <sub>DD1</sub>	AC Supply Current	V <sub>DD</sub> = 5 V, C <sub>L</sub> = 15 pF		9.9	12	mA	1
I <sub>DD2</sub>	10 Mbps	V <sub>IN</sub> = 5 V Square Wave		10.2	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 3.3 V, C <sub>L</sub> = 15 pF		8.9	11	1	
I <sub>DD2</sub>	1	V <sub>IN</sub> = 3.3 V Square Wave		9.3	1	-	
I <sub>DD1</sub>	1	V <sub>DD</sub> = 2.5 V, C <sub>L</sub> = 15 pF		8.6	10.5		
I <sub>DD2</sub>	1	V <sub>IN</sub> = 2.5 V Square Wave		9.0	1		
I <sub>DD1</sub>	AC Supply Current	V <sub>DD</sub> = 5 V, C <sub>L</sub> = 15 pF		14.8	17.5	mA	1
I <sub>DD2</sub>	50 Mbps	V <sub>IN</sub> = 5 V Square Wave		15.2	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 3.3 V, C <sub>L</sub> = 15 pF		12.1	14.3	1	
I <sub>DD2</sub>	1	V <sub>IN</sub> = 3.3 V Square Wave		12.6	1		
I <sub>DD1</sub>	1	V <sub>DD</sub> = 2.5 V, C <sub>L</sub> = 15 pF		11.1	13	1	
I <sub>DD2</sub>	1	V <sub>IN</sub> = 2.5 V Square Wave		11.6	1		

## **SWITCHING CHARACTERISTICS**

Apply over all recommended conditions,  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$  unless otherwise specified. All typical values are measured at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units	Figure
t <sub>PHL</sub>		V <sub>DD</sub> = 5 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF		17.0	25	ns	6,9
	to Logic Low Output (Note 8)	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF	7	18.3	1		
		$V_{DD}$ = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		20.0			
t <sub>PLH</sub>	Propagation Delay	V <sub>DD</sub> = 5 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF		13.0	25	ns	1
	to Logic High Output (Note 9)	$V_{DD} = 3.3 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$		14.5			
		$V_{DD} = 2.5 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	7	16.0	1		
PWD	Pulse Width Distor-	V <sub>DD</sub> = 5 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF		3.6	10	ns	1
	tion   t <sub>PHL</sub> – t <sub>PLH</sub>   (Note 10)	$V_{DD} = 3.3 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	7	3.8	1		
		$V_{DD}$ = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF	7	3.8	1		
t <sub>PSK(PP)</sub>	Propagation Delay	V <sub>DD</sub> = 5 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF	-10		10	ns	1
	Skew (Part to Part) (Note 11)	$V_{DD} = 3.3 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	7				
		$V_{DD}$ = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF	7				
t <sub>R</sub>	Output Rise Time	V <sub>DD</sub> = 5 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF		1.1		ns	1
	(10% to 90%)	$V_{DD} = 3.3 \text{ V}, V_{IN} \text{ Square Wave, } C_L = 15 \text{ pF}$	7	1.5	1		
		$V_{DD}$ = 2.5 V, $V_{IN}$ Square Wave, $C_L$ = 15 pF		2.2			
t <sub>F</sub>	Output Fall Time	V <sub>DD</sub> = 5 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF		1.1		ns	1
	(90% to 10%)	V <sub>DD</sub> = 3.3 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF	7	1.4	1		
		V <sub>DD</sub> = 2.5 V, V <sub>IN</sub> Square Wave, C <sub>L</sub> = 15 pF		3.0	1		

<sup>8.</sup> Propagation delay t<sub>PHL</sub> is measured from the 50% level of the falling edge of the input pulse to the 50% level of the falling edge of the V<sub>O</sub> signal.

Propagation delay tp<sub>LH</sub> is measured from the 50% level of the rising edge of the input pulse to the 50% level of the rising edge of the V<sub>O</sub> signal.
 Propagation delay tp<sub>LH</sub> is measured from the 50% level of the rising edge of the input pulse to the 50% level of the rising edge of the V<sub>O</sub> signal.
 PWD is defined as | tp<sub>HL</sub> - tp<sub>LH</sub> | for any given device.
 Part-to-part propagation delay skew is the difference between the measured propagation delay times of a specified channel of any two parts at identical operating conditions and equal load.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Supply Current vs. Data Rate (No Load)




Figure 5. Supply Voltage UVLO Threshold vs.

Ambient Temperature




Figure 7. High Level Output Voltage vs. Current




Figure 4. Supply Current vs. Data Rate (Load = 15 pF)




Figure 6. Propagation Delay vs. Ambient Temperature




Figure 8. Low Level Output Voltage vs. Current

## **TEST CIRCUITS**




Figure 9.  $V_{IN}$  to  $V_{O}$  Propagation Delay Test Circuit and Waveform




Figure 10. Common Mode Transient Immunity Test Circuit

## APPLICATIONS INFORMATION

## **Theory of Operation**

NCID9210 and NCID9216 are dual-channel digital isolators that enable bi-directional communication between two isolated circuits. They use off-chip ceramic capacitors that serve both as the isolation barrier and as the medium of transmission for signal switching using On-Off keying (OOK) technique, illustrated in the single channel operational block diagram in Figure 11.

At the transmitter side, the  $V_{IN}$  input logic state is modulated with a high frequency carrier signal. The resulting signal is amplified and transmitted to the isolation barrier. The receiver side detects the barrier signal and demodulates it using an envelope detection technique. The output signal determines the  $V_O$  output logic state.  $V_O$  is at default state low when the power supply at the transmitter side is turned off or the input  $V_{IN}$  is disconnected.




Figure 11. Operational Block Diagram of Single Channel




Figure 12. On-Off Keying Modulation Signals




Figure 13. NCID9210 Operational Block Diagram

## **Lavout Recommendation**

Layout of the digital circuits relies on good suppression of unwanted noise and electromagnetic interference. It is recommended to use 4-layer FR4 PCB, with ground plane below the components, power plane below the ground plane, signal lines and power fill on top, and signal lines and ground fill at the bottom. The alternating polarities of the layers creates interplane capacitances that aids the bypass capacitors required for reliable operation at digital switching rates.

In the layout with digital isolators, it is required that the isolated circuits have separate ground and power planes. The section below the device should be clear with no power, ground or signal traces. Maintain a gap equal to or greater than the specified minimum creepage clearance of the device package.



Figure 14. 4-Layer PCB for Digital Isolator

For NCID9210 and NCID9216, it is highly advised to connect at least a pair of low ESR supply bypass capacitors, placed within 2 mm from the power supply pins 3 and 14 and ground pins 1 and 16. Recommended values are 1  $\mu$ F and 0.1  $\mu$ F, respectively. Place them between the V<sub>DD</sub> pins of the device and the via to the power planes, with the higher frequency, lower value capacitor closer to the device pins. Directly connect the device ground pins 1, 7, 9 and 16 by via to their corresponding ground planes.




Figure 15. Placement of Bypass Capacitors

## **Over Temperature Detection**

NCID9210 and NCID9216 have built-in Over Temperature Detection (OTD) feature that protects the IC from thermal damage. The output pins will automatically switch to default state when the ambient temperature exceeds the maximum junction temperature at threshold of approximately 160°C. The device will return to normal operation when the temperature decreases approximately 20°C below the OTD threshold.


## **ORDERING INFORMATION**

Part Number	Grade	Package	Shipping <sup>†</sup>
NCID9210	Industrial	SOIC16 W	50 Units / Tube
NCID9210R2	Industrial	SOIC16 W	750 Units / Tape & Reel
NCID9216 (pending)	Industrial	SOIC16 W	50 Units / Tube
NCID9216R2 (pending)	Industrial	SOIC16 W	750 Units / Tape & Reel
NCIV9210* (pending)	Automotive	SOIC16 W	50 Units / Tube
NCIV9210R2* (pending)	Automotive	SOIC16 W	750 Units / Tape & Reel
NCIV9216* (pending)	Automotive	SOIC16 W	50 Units / Tube
NCIV9216R2* (pending)	Automotive	SOIC16 W	750 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
\*NCIV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC – Q100 Qualified and PPAP

Capable.

## **PACKAGE DIMENSIONS**



ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com TECHNICAL SUPPORT

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative