


SCAS279O - JANUARY 1993 - REVISED FEBRUARY 2004

- Operate From 1.65 V to 3.6 V
- Specified From -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.3 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)






SN74LVC00A . . . RGY PACKAGE (TOP VIEW)



SN54LVC00A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information


The SN54LVC00A quadruple 2-input positive-NAND gate is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC00A quadruple 2-input positive-NAND gate is designed for 1.65-V to 3.6-V V_{CC} operation.

The 'LVC00A devices perform the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QFN – RGY	Reel of 1000	SN74LVC00ARGYR	LC00A
		Tube of 50	SN74LVC00AD	
	SOIC - D	Reel of 2500	SN74LVC00ADR	LVC00A
		Reel of 250	SN74LVC00ADT	
4000 1- 40500	SOP - NS		SN74LVC00ANSR	LVC00A
-40°C to 125°C	SSOP – DB	Reel of 2000	SN74LVC00ADBR	LC00A
		Tube of 90	SN74LVC00APW	
	TSSOP - PW	Reel of 2000	SN74LVC00APWR	LC00A
		Reel of 250	SN74LVC00APWT	
	CDIP – J	Tube of 25	SNJ54LVC00AJ	SNJ54LVC00AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LVC00AW	SNJ54LVC00AW
	LCCC – FK	Tube of 55	SNJ54LVC00AFK	SNJ54LVC00AFK



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCAS2790 - JANUARY 1993 - REVISED FEBRUARY 2004

FUNCTION TABLE (each gate)

INP	JTS	OUTPUT
Α	В	Υ
Н	Н	L
L	Χ	Н
Х	L	Н

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	. −0.5 V to 6.5 V
Output voltage range, V _O (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): D package	86°C/W
(see Note 3): DB package	96°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	47°C/W
Storage temperature range, T _{Stq}	-65°C to 150°C
Power dissipation, P_{tot} ($T_A = -40^{\circ}$ C to 125°C) (see Notes 5 and 6)	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.
- 5. For the D package: above 70° C, the value of P_{tot} derates linearly with 8 mW/K.
- 6. For the DB, NS, and PW packages: above 60°C, the value of Ptot derates linearly with 5.5 mW/K.

recommended operating conditions (see Note 7)

			SN54L	VC00A	
			-55 TC	125°C	UNIT
			MIN		
,,	Owner have the ma	Operating	2	3.6	.,
Vcc	Supply voltage	Data retention only	1.5		V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
٧ı	Input voltage		0	5.5	V
VO	Output voltage		0	Vcc	V
	Libert Level autout aumant	V _{CC} = 2.7 V		-12	^
ЮН	High-level output current	V _{CC} = 3 V		-24	mA
	Laveland autout aumant	V _{CC} = 2.7 V		12	^
lOL	Low-level output current	VCC = 3 V		24	mA

NOTE 7: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions (see Note 7)

					SN74L	VC00A			
			T _A =	25°C	-40 To	O 85°C	-40 TC	125°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
.,	Owner have alterna	Operating	1.65	3.6	1.65	3.6	1.65	3.6	.,
VCC	Supply voltage	Data retention only	1.5		1.5		1.5		V
		V _{CC} = 1.65 V to 1.95 V	0.65×V _{CC}		0.65×V _{CC}		0.65×V _{CC}		
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		1.7		1.7	V	
	voitage	V _{CC} = 2.7 V to 3.6 V	2		2		2		
	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		0.35×V _{CC}		0.35×V _{CC}		0.35×V _{CC}	
۷ _{IL}		V _{CC} = 2.3 V to 2.7 V		0.7		0.7		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8		0.8	
٧ı	Input voltage		0	5.5	0	5.5	0	5.5	V
٧o	Output voltage		0	VCC	0	VCC	0	Vcc	V
		V _{CC} = 1.65 V		-4		-4		-4	
١.	High-level output	V _{CC} = 2.3 V		-8		-8		-8	
ІОН	current	V _{CC} = 2.7 V		-12		-12		-12	mA
		VCC = 3 V		-24		-24		-24	
		V _{CC} = 1.65 V		4		4		4	
١.	Low-level output	V _{CC} = 2.3 V		8		8		8	mA
lOL	current	V _{CC} = 2.7 V		12		12		12	
		V _{CC} = 3 V		24		24		24	

NOTE 7: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279O - JANUARY 1993 - REVISED FEBRUARY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54LV	C00A	
PARAMETER	TEST CONDITIONS	VCC	–55 TO 125°C		UNIT
			MIN	MAX	
	ΙΟΗ = -100 μΑ	2.7 V to 3.6 V	V _{CC} -0.2		
Voн	40 4	2.7 V	2.2		
VOH	IOH = -12 mA	3 V	2.4		V
	$I_{OH} = -24 \text{ mA}$	3 V	2.2		
	I _{OL} = 100 μA	2.7 V to 3.6 V		0.2	
VoL	I _{OL} = 12 mA	2.7 V		0.4	V
	I _{OL} = 24 mA	3 V		0.55	
lį	$V_I = 5.5 \text{ V or GND}$	3.6 V		±5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500	μΑ

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	N74LVC00A	١			
PARAMETER	TEST CONDITIONS	Vcc	T _A = 25°C			-40 TO 85°C		–40 TO 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2		V _{CC} -0.3		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.29			1.2		1.05		
.,	I _{OH} = -8 mA	2.3 V	1.9			1.7		1.55		V
VOH	104	2.7 V	2.2			2.2		2.05		V
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4		2.25		
	$I_{OH} = -24 \text{ mA}$	3 V	2.3			2.2		2		
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.1		0.2		0.3	
	I _{OL} = 4 mA	1.65 V			0.24		0.45		0.6	
VOL	I _{OL} = 8 mA	2.3 V			0.3		0.7		0.85	V
	I _{OL} = 12 mA	2.7 V			0.4		0.4		0.6	
	I _{OL} = 24 mA	3 V			0.55		0.55		0.8	
lį	V _I = 5.5 V or GND	3.6 V			±1		±5		±20	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			1		10		40	μΑ
ΔICC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500		500		5000	μА
Ci	$V_I = V_{CC}$ or GND	3.3 V		5						pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	FROM TO (INPUT) (OUTPUT)			SN54L\	/C00A	
PARAMETER			Vcс	-55 TO	125°C	UNIT
	(31)	(6611.61)		MIN	MAX	
			2.7 V		5.1	
^t pd	A or B	Y	3.3 V ± 0.3 V	1	4.3	ns



SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279O - JANUARY 1993 - REVISED FEBRUARY 2004


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

						SN	74LVC00)A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	Vcc	T,	Վ = 25° C	;	-40 TC	85°C	-40 TO	125°C	UNIT
	(1141 01)	(0011 01)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			1.8 V ± 0.15 V	1	6	12	1	12.5	1	14	ns
	A D	V	2.5 V ± 0.2 V	1	4.6	5.9	1	6.4	1	7.9	
^t pd	A or B	Y	2.7 V	1	4.3	4.9	1	5.1	1	6.5	ns
			3.3 V ± 0.3 V	1	3.5	4.1	1	4.3	1	5.5	
tsk(o)			3.3 V ± 0.3 V					1		1.5	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT
			1.8 V 18		
C _{pd}	Power dissipation capacitance per gate	f = 10 MHz	2.5 V	18	pF
			3.3 V	19	


PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

LOAD CIRCUIT

.,	INF	PUTS	.,	.,	•	_	.,
VCC	٧ _I	t _r /t _f	VM	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{\Omega} = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







ti.com 8-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
5962-9753301Q2A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
5962-9753301QCA	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
5962-9753301QDA	ACTIVE	CFP	W	14	1	None	Call TI	Level-NC-NC-NC
5962-9753301VCA	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
5962-9753301VDA	ACTIVE	CFP	W	14	1	None	Call TI	Level-NC-NC-NC
SN74LVC00AD	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC00ADBLE	OBSOLETE	SSOP	DB	14		None	Call TI	Call TI
SN74LVC00ADBR	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC00ADR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC00ADT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC00ANSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LVC00APW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC00APWLE	OBSOLETE	TSSOP	PW	14		None	Call TI	Call TI
SN74LVC00APWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC00APWT	ACTIVE	TSSOP	PW	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC00ARGYR	ACTIVE	QFN	RGY	14	1000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR
SNJ54LVC00AFK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54LVC00AJ	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
SNJ54LVC00AW	ACTIVE	CFP	W	14	1	None	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

8-Mar-2005

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.