

# MPC5775B BMS plus VCU Reference Design User Guide



# Contents

Chapter 1 Introduction.....	3
Chapter 2 Hardware User Guide.....	4
Chapter 3 Software User Guide.....	25
Chapter 4 GUI user guide.....	39
Chapter 5 Bootloader User Guide.....	41

# Chapter 1

## Introduction

This user guide gives an overview of hardware and software for the powertrain domain controller reference design based on MPC5775B MCU integrated the BMS and VCU in one ECU. The reference design is intended to provide a mechanism for easy customer evaluation of the Cobra55 family of microprocessors, and to facilitate hardware and software development.

### 1.1 List of acronyms


The following table provides a list and description of acronyms used throughout this document.

**Table 1. Acronyms and abbreviations**

Acronym	Description
PDC	Powertrain Domain Controller
EV	Electric Vehicle
BMS	Battery Management System
VCU	Vehicle Control Unit
SBC	System Basis Chip
TPL	Transform Physical Layer
BCC	Battery Cell Controller
RTC	Real Time Clock
DNP	Do Not Populate
CAN	Controller Area Network
ECU	Electronic Control Unit
MSDI	Multiple Switch Detection Interface
PHY	Physical

# Chapter 2 Hardware User Guide

## 2.1 Overview



LSD – MCZ33996

HSD – MC15XS3400

TPL2 - MC33664

TPL1 - MC33664

MSDI – MC33CD1030

MCU - MPC5775B

UART

JTAG

Reset Button

CAN Trans. – TJA1145/FD

CAN Trans. – TJA1052

ETH PHY – TJA1101

SBC Debug jumper

SBC -MC33FS6523

LIN PHY – MC33662




Figure 2. System block diagram

## 2.2 Board features

The system mainly consists of a master board and several slave boards connected in series with a daisy-chain with TPL.

The master board provides the following key features:

- NXP MPC5775B Microcontroller (416 MAPBGA soldered)
- Support Daisy chain of BCC device connection with Transformer isolation
- Integrate NXP Power SBC FS65xx with one CAN physical layer
- Master power regulator status LEDs
- One user reset switch with reset status LEDs
- Two user LEDs is connected to GPIO for test
- Standard 14-pin JTAG debug connector
- One Mbit Automotive external EEPROMs with SPI
- 1 Automotive tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus
- Integrate multiple communication interfaces:
- 1 x 100BASE-T1 Automotive Ethernet interface TJA1101
- 3 x CAN interfaces, two is supported via NXP CANFD transceiver TJA1052 and TJA1145, another is supported via FS65xx.
- 1 x LIN interface MC33662BLEF

- 1 x Mini USB / UART FDTI transceiver to interface with MCU
- Integrate input/output devices:
- 33 channel multiple switch detection interface devices(MC33CD1030)
- Quad high side with SPI Control(MC15XS3400)
- 16-output low side switch with SPI Control(MC33996)
- A 130-pin ECU connector, routing external I/O signals including:
  - 10 x ADC input channels
  - 16 x Switch input channels
  - 2 x PWM input capture channels
  - At least 2 x PWM output channels via HSD and LSD
  - 5 x 5V + 1 x 12 V power supply for external sensor
  - 4 x HSD output channels
  - 11 x LSD output channels

---

**NOTE**

14 channels of MC33CD1030 is routed to 130-pin connector and 11 channels of MC33996 is routed to 130-pin connector.

---

## 2.3 Module introduction

### 2.3.1 Power SBC

#### 2.3.1.1 Board power

The MC33FS6523CAE provides a robust, scalable power management to the MPC5775B MCU with fail silent safety monitoring measures making it fit for ASIL-D. It consists of multiple switching and linear voltage regulators.

When external power, typical 12 V automotive DC power supply with current limit > 600 mA, is applied to jumper J8 connector of master board.

- VBAT pins connects to DC power supplier 12 V+.
- GND pins connects to DC power supplier GND,
- Keep Jumper J1 onboard.

Five green power LEDs show the presence of the supply voltages as follows:

- LED D55 - Indicates that the 12 V external power is enabled and working correctly.
- LED D56 - Indicates that the 3.3 V linear regulator is enabled and working correctly.
- LED D57 - Indicates that the 5.0 V linear regulator is enabled and working correctly.
- LED D58 - Indicates that the 5.0 V linear regulator dedicated to the internal CAN FD interface is enabled and working correctly.
- LED D59 - Indicates that the 1.25 V switching regulator is enabled and working correctly.

The following figure shows the power LED's circuit in detail.




Figure 3. Board power LEDs

### 2.3.1.2 VCCA, VAUX voltage configuration

The voltage of  $V_{CCA}$  and  $V_{AUX}$  is configurable through the external resistor (**R8**) connected to **SELECT** pin. The default value of **R8** on the board is 24K, it means  $V_{CCA}=3.3$  V,  $V_{AUX}=5.0$  V. The following table show the configuration of  $V_{CCA}$ ,  $V_{AUX}$  voltage, if the SELECT pin is detected open, the  $V_{CCA}$  regulators start at their minimum output voltage 3.3 V.

$V_{CCA}/V_{AUX}$  voltage selection

Table 2.  $V_{CCA}$  and  $V_{AUX}$  configuration

$V_{CCA}(V)$	$V_{AUX}(V)$	R select	Recommended value
3.3	3.3	< 6.0 k $\Omega$	5.1 k $\Omega$ $\pm$ 5.0%
5.0	5.0	10.8 << 13.2 k $\Omega$	12 k $\Omega$ $\pm$ 5.0%
3.3	5.0	21.6 << 26.2 k $\Omega$	24 k $\Omega$ $\pm$ 5.0%
5.0	3.3	45.9 << 56.1 k $\Omega$	51 k $\Omega$ $\pm$ 5.0%

### 2.3.1.3 Debug mode

The jumper **J1** is used to configure the DEBUG mode of SBC, keep it onboard as shown in the following figure to activates the Debug mode. Once activated, there is no deep fail-safe state.




Figure 4. SBC DEBUG Jumper

### 2.3.1.4 Reset circuit

When the specific condition is reached, the SBC will reset MCU via SBC\_RSTB pin. The following figure shows the board supports multiple MCU reset methods like SBC, JTAG and Switch Reset(SW1).




Figure 5. Board reset circuit



### 2.3.1.5 Communication interface

FS6523(U1) has a high speed CAN transceiver. It is routed to the MCU FlexCAN\_B port(AC19, AD19). The pin-out of the 130-pin connector (J8) is C11, D11.

The SBC SPI signal is transferred to the MCU through DSPI2 with CS0. MCU uses the interface to control SBC watchdog and so on.




Figure 6. FS6523 application circuit

### 2.3.2 MCU power and GND configuration

The  $V_{DDEH}$  and  $V_{DDE}$  is MCU I/O supply voltage connected to  $V_{CCA}(3.3V)$  from SBC, and  $V_{DDA\_EQ}$  is eQADC supply voltage connected to  $V_{AUX}(5V)$ .

### 2.3.3 MCU external clock circuit

In addition to the internal 16 MHz oscillator, the MCU can also be clocked by external oscillator (Y1). The clock circuitry for the 40 MHz crystal is shown in the following figure. The symbol named “DNP” indicates the device is not mounted to the PCB.




Figure 7. 40 MHz crystal circuit

### 2.3.4 JTAG connector

The master board is fitted with 14-pin JTAG debug connector. The following figure shows the 14-pin JTAG connector pinout.




Figure 8. JTAG connector point

### 2.3.5 USB/UART transceiver

Mini USB connector interfaced with FT232RQ is connected to MCU eSCI\_C port(AD22, AF23), USB to serial UART chip (U17). The USB to serial UART connection is shown in the following figure. Can connect to PC via mini USB to put string on screen or get string from screen by Serial Debug Assistant.




Figure 9. USB/UART transceiver circuit

### 2.3.6 CAN transceiver

The master board has two high speed CAN transceivers.

- TJA1052i(U5) is a galvanically isolated interface between CAN controller and the physical two-wire CAN bus, and connected to MCU MCAN0/FlexCAN\_A port (AE19, AF19).
- TJA1045T/FD(U6) is a High-speed CAN transceiver for partial networking, and connected to MCU MCAN1/FlexCAN\_D port (AC20, AD20). TJA1045T/FD must be drove through DSPI. The SPI signal is transferred to the MCU through DSPI0 with CS2, MCU use the interface to configure the PHY.




Figure 10. TJA1052i transceiver circuit




Figure 11. TJA1145 transceiver circuit

### 2.3.7 LIN transceiver

The master board is fitted with a NXP MC33662LEF LIN transceiver (U7) connected to MCU eSCI\_A port(M2, M3). Configure MCU eSCI\_A module and assert LIN1\_EN pin to enable the LIN communication.





Figure 12. LIN transceiver circuit

### 2.3.8 Ethernet PHY

The master board includes support for 100M-base T1 Automotive Ethernet PHY TJA1101(U9), utilizing the normal MII lite. It is clocked by 25 MHz external oscillator (Y2). The default physical address is configured as 0b00xx0 by the pull-down or pull-up resistor on the pin.

A pair of differential signal(EPHY\_TRX\_P, EPHY\_TRX\_M) is routed to 130-pin ECU connector.



### 2.3.9 eQADC interface

The master board enables nine eQADC channels from ANA0 to ANA8. The first three channels are routed to MSDI\_AMUX, HSD\_CSNS and SBC\_MUXOUT port respectively. The others channels are routed to J8 to measure external analog signal, such as pedal, sensor signal, through ADC input signal process circuit (as shown in the following figure).

In addition to MCU\_AIN4 channel supports external 0-12 V analog signal input from J8, other channels only support 0-5 V.




Figure 14. ADC input circuit

### 2.3.10 Digital signal interface

The master board supports to detect external switching signal, such as gear signal, through clamp circuit to MCU port (MCU\_DIN0-MCU\_DIN5).

In addition to MCU\_DIN4 and MCU\_DIN5 channels support 0/12V digital signal input from J8, other channels only support 0/5V (as shown in the following figure).




Figure 15. Digital input circuit

### 2.3.11 MSDI

The master board has a CD1030 to detect the closing and opening of multiple switch contacts and analog input signal. The input signal is transferred to the MCU through DSPI2 with CS1.

As shown in the following figure, the master board enables SG0-SG9 as digital input, SP0-SP4 as analog input, these port is connect to J8, and MCU read switch status via DPSI2, analog signal via MSDI\_AMUX through eQADC channel 0 (ANA0).




Figure 16. MSDI circuit

### 2.3.12 PWM input

The master board has two PWM input circuit to detect external PWM signal, the MCU\_PWM\_IN0/1 is routed to MCU eMIOS channels 1/2. The user can use eMIOS mode Pulse width measurement mode to measure PWM signal, its amplitudes range from 3.3 V to 12 V.






Figure 17. PWM circuit

### 2.3.13 HSD (extreme switch)

The system requires several channels to drive external load. Provide high current driving capability that could control these devices directly.

Generally load as:

- Main Contactor - 12 V dc coil voltage rating, 1~2A coil current at ON.
- Pre-Charge Contactor - 12 V dc coil voltage rating, 0.5 A coil current at ON.
- Cooling Fans - 12 V dc, 4.8 A
- Heater - 12 V dc 40 W

The master board use an extreme switch devices, NXP Quad high-side switch MC15XS3400(U15), to drive these loads, it is supplied by 12 V dc power. It can provide four channel high side outputs, each channel up to 6 A current.

MCU can configure DSPI2 with CS2 to control it, and also supports the direct control to the output pins (HS0-HS3) via the HSD\_IN0-HSD\_IN3 with GPIO.






Figure 20. TPL circuit

### 2.3.16 RTC

The master board is fitted with a NXP automotive RTC PCA85063(U3) with I<sup>2</sup>C communication, but the MPC5775B has no I<sup>2</sup>C interface, so it can only be implemented by using the GPIO(V25, V26) to simulate I<sup>2</sup>C protocol. The default devices address is 0x51.




Figure 21. RTC circuit

### 2.3.17 NVM

The master board has an external NVM – M95M01, an automotive 1024 Kbit SPI bus EEPROM with high speed clock. MCU can read and write data through DSPIO with CS1.




Figure 22. NVM circuit

### 2.4 130 pin ECU connector

There is a 130-pin ECU connector onboard, consisting of two parts of header M1 and M2.




Figure 23. 130-pin ECU connector

When the connector is inserted into the cable, the two supporting cables are installed in sequence. The M2 corresponding cable has two pairs of differential twisted pair wires for connecting the BCC slave board. The following figure show the cables installation.




Figure 24. 130-pin ECU Cable Installation diagram

The following table lists all the connections to the master board interface connector .

Table 3. Board interface connector details

Connector	Signal	Description	Connector	Signal	Description
A11	VBAT	Power supply	A21	GND	Digital GND
A12	VBAT	Power supply	A22	GND	Digital GND
A13	VBAT	Power supply	A23	GND	Digital GND
A14	GND	Digital GND	A24	GND	Digital GND
A15	GND	Digital GND	A25	GND	Digital GND

Table continues on the next page...

**Table 3. Board interface connector details (continued)**

Connector	Signal	Description	Connector	Signal	Description
B11	GND	Digital GND	B21	AGND	Analog GND
B12	GND	Digital GND	B22	AGND	Analog GND
B13	GND	Digital GND	B23	AGND	Analog GND
B14	GND	Digital GND	B24	AGND	Analog GND
B15	GND	Digital GND	B25	AGND	Analog GND
C11	SBC_CAN_L	Flex CAN1	C21	Reserved_AIN0	MSDI SP0
C12	CAN1_L	MCAN0	C22	Reserved_AIN1	MSDI SP1
C13	CAN2_L	MCAN1	C23	CRUSH_SS_AIN	Crush sensor signal
C14	NC	Not connected	C24	Reserved_AIN2	MSDI SP2
C15	LIN1	LIN signal output	C25	Reserved_AIN3	MSDI SP3
D11	SBC_CAN_H	Flex CAN1	D21	ALT_PP_AIN1	Accelerator pedal signal 1
D12	CAN1_H	MCAN0	D22	ALT_PP_AIN2	Accelerator pedal signal 2
D13	CAN2_H	MCAN1	D23	BRK_PP_AIN1	Brake pedal signal 1
D14	NC	Not connected	D24	BRK_PP_AIN2	Brake pedal signal 2
D15	KL15_WAKE	SBC IO0 (Wake-UP pin)	D25	VCM_PPS_AIN	Vacuum pump pressure sensor
E11	GND	Digital GND	E21	AGND	Analog GND
E12	DRIVE_GEAR_DIN	Driver gear switch input	E22	AGND	Analog GND
E13	REVERSE_GEAR_DIN	Reverse gear switch input	E23	AGND	Analog GND
E14	PARK_GEAR_DIN	Parking gear switch input	E24	AGND	Analog GND
E15	NEUTRAL_GEAR_DIN	Neutral gear switch input	E25	AGND	Analog GND
F11	EPHY_TRX_P	Ethernet Differential signal (+)	F21	GND	Digital GND
F12	GND	Digital GND	F22	GND	Digital GND

*Table continues on the next page...*

**Table 3. Board interface connector details (continued)**

Connector	Signal	Description	Connector	Signal	Description
F13	GND	Digital GND	F23	GND	Digital GND
F14	BRAKE_SW_DIN	brake switch input	F24	GND	Digital GND
F15	HAND_BRAKE_DIN	Hand brake switch input	F25	GND	Digital GND
G11	EPHY_TRX_M	Ethernet Differential signal (-)	G21	KEY_ON_DIN	MSDI SG0
G12	GND	Digital GND	G22	AC_SW_DIN	MSDI SG1
G13	ALT_PS_5V0	5V supply for Accelerator pedal	G23	CRUISE_CTL_DIN	MSDI SG4
G14	ALT_PS_5V0	5V supply for Accelerator pedal	G24	CHARGE_CC_DIN	MSDI SG3
G15	GND	Digital GND	G25	PTC_SW_DIN	MSDI SG2
H11	GND	Digital GND	H21	PWM_IN0	PWM input
H12	VCM_PPS_5V0	5V supply for vacuum pump pressure sensor	H22	PWM_IN1	PWM input
H13	BRK_PS_5V0	5V supply for Brake pedal	H23	GND	Digital GND
H14	BRK_PS_5V0	5V supply for Brake pedal	H24	GND	Digital GND
H15	CRUSH_SS_12V	12V supply for crush sensor	H25	GND	Digital GND
J11	GND	Digital GND	J21	KEY_START_DIN	MSDI SG5
J12	GND	Digital GND	J22	Reserved_DIN0	MSDI SG6
J13	GND	Digital GND	J23	Reserved_DIN1	MSDI SG7
J14	GND	Digital GND	J24	Reserved_DIN2	MSDI SG8
J15	GND	Digital GND	J25	Reserved_DIN3	MSDI SG9
K11	AC_PWR_RLY_DOUT	LSD output 2	K21	NC	Not connected
K12	WATER_PUMP_RLY_DOUT	LSD output 1	K22	NC	Not connected
K13	DCDC_EN_DOUT	LSD output 0	K23	NC	Not connected

*Table continues on the next page...*

**Table 3. Board interface connector details (continued)**

Connector	Signal	Description	Connector	Signal	Description
K14	LSD_REV_OUT4	LSD output 10	K24	NC	Not connected
K15	LSD_REV_OUT3	LSD output 9	K25	NC	Not connected
L11	AC_OUTLET_EM_RLY2_DOUT	LSD output 5	L21	NC	Not connected
L12	LSD_REV_OUT2	LSD output 8	L22	NC	Not connected
L13	AC_OUTLET_EM_RLY1_DOUT	LSD output 4	L23	NC	Not connected
L14	LSD_REV_OUT0	LSD output 6	L24	NC	Not connected
L15	LSD_REV_OUT1	LSD output 7	L25	NC	Not connected
M11	GND	Digital GND	M21	TPL2_RDTX_N	TPL2 Differential signal (-)
M12	GND	Digital GND	M22	TPL2_RDTX_P	TPL2 Differential signal (+)
M13	GND	Digital GND	M23	NC	Not connected
M14	GND	Digital GND	M24	TPL1_RDTX_N	TPL1 Differential signal (-)
M15	GND	Digital GND	M25	TPL1_RDTX_P	TPL1 Differential signal (+)
N11	AC_PTC_RLY_DOUT	LSD output 3	N21	NC	Not connected
N12	COOL_FAN_DRV_DOUT	HSD output 3	N22	NC	Not connected
N13	HEAT_DRV_DO UT	HSD output 1	N23	NC	Not connected
N14	PRECH_CTT_DO UT	HSD output 2	N24	NC	Not connected
N15	MP_CTT_DOUT	HSD output 0	N25	NC	Not connected



# Chapter 3 Software User Guide

This reference design provides two sample application projects.

- S32 SDK(support FreeRTOS)
- AUTOSAR MCAL

## 3.1 SDK project

### 3.1.1 Software and tools requirement

The following is list of tools and software required for SDK project.

- IDE: S32 Design Studio for Power® Architecture Version 2017.R1.
- SDK: S32\_SDK\_S32PA\_RTM\_3.0.0.
- Compiler: GCC E200 VLE GNU Compiler 4.9.4.
- Debugger: P&E multilink (with P&E GDB Server) , Lauterbach TRACE32 JTAG debugger (use *run.cmm* script to debug).
- CAN Adaptor: PCAN-USB Pro.

**NOTE**

There is an issue in SDK drivers source code. Please modify the macro named PIT\_CLOCK\_NAMES from PITRT10\_CLK to PER\_CLK in line 178 of the *MPC5775B\_features.h* header file in which *SDK/platform/devices/MPC5775B/include/*.




Figure 25. S32DS IDE



Figure 26. P&E multilink



Figure 27. PCAN-USB pro

### 3.1.2 File structure

There are two folders in the top-level directory named PDC\_5775B\_SDK, which contain two projects - core 0 projects (in PDC\_5775B\_SDK\_Z7\_0 folder) and core 1 projects (in PDC\_5775B\_SDK\_Z7\_1 folder). The provided demo codes only run on core 0. The following table shows the file structure.

Table 4. SDK project files

Folders/Files	Descriptions
.settings	contains customized project settings.
bin	contains generated object file.
bin/bootloader_bin	contains bootloader binary files.
Documentation	contains automatically generated documents by S32DS.

Table continues on the next page...

**Table 4. SDK project files (continued)**

Folders/Files	Descriptions
Generated_Code	contains all generated codes by ProcessorExpert.pe tool.
include	contains the application header files with pdc_ prefix.
Project_Settings	contains two version (bootloader and non-bootloader) files - linker, startup code and debugger configurations.
SDK	contains the SDK source codes used in this project.
Sources	contains the application source codes, related drivers folders.
ProcessorExpert.pe file	ProcessorExpert.pe tool.
run.cmm	is a script used for Lauterbach debugger

**NOTE**

Please unpack "Bootloader\_Settings.zip" in Project\_Settings folder to replace *linker\_flash.ld* and *startup\_MPC5775B.S* for bootloader support project. If you do not want to enable bootloader, unpack "Non\_Bootloader\_Settings.zip".

**Table 5. Source files**

Files	Descriptions
Files with pdc prefix	contain codes for PDC applications.
Files with bcc prefix	contain drivers of MC3377x, include MC33772, MC33771B and MC33771C.
Files with sbc prefix	contain drivers of MC33FS65xx.
Files with boot prefix	contain codes for bootloader.
Files with lin prefix	contain codes for LIN driver implement since SDK has no LIN driver yet.
Files with i2c prefix	contain codes for I <sup>2</sup> C protocol.
Files with rtc prefix	contain codes for PCA85063 driver.
Files with msdi prefix	contain drivers of CD1020, CD1030, MC33978 and MC34978.
Files with nxp prefix	contain nxp_helpers codes used in SBC drivers.

**3.1.3 Downloading exist elf file**

The following steps must be followed to download the exist elf file to MCU using S32DS.

1. Launch the S32DS IDE, click on the Flash icon, the Flash Configurations window appears.




Figure 28. Flash configurations

2. Create a new configuration, adjust its name and browse for elf/src/hex file.




Figure 29. Create new configuration

3. Select MCU and specific core you are targeting.




Figure 30. Select MCU and specific core

4. Click on Flash button to proceed to programming. As soon as the device is programmed it gets disconnected.





Figure 31. Flash programming done

### 3.1.4 Basic workflow of demo project

MCU Init initializes system clock, pins, eDMA and UART. Then it starts to create BSP task, initialize the remaining modules in BSP task, run BSP\_TestOnce() function for some module that need to run only once. Finally it creates other tasks that system requires. Start the RTOS scheduler.

SDK project uses FreeRTOS to implement multitasking. The project mainly has four tasks VCU, BMS, BSP and UDS. Software timer is used to trigger BMS (50ms), VCU(10ms) , UDS(100ms) and BSP(300ms) tasks. The callback function of the system software timer is called every 10ms, and schedules multitasking in the timer callback.



- At power up, the SBC watchdog should properly be refreshed during the first 256ms open window.
- VCU task checks gear position, accelerator pedal position, brake pedal position and VCU faults information. Then it calculates the expected output torque. It determines the output, that is, reduce torque and shut down some accessories according to system fault level.
- BMS task monitors stack voltage, cell voltage, temperature and BMS fault information. Support daisy chain of MC33771C or MC33771B or MC33772.
- UDS task monitors specific messages on CAN bus once every 100ms. Once having received commands on CAN bus, UDS Task will execute UDS protocol and jump to bootloader.

**NOTE**

The default GCC optimization is O2 in the demo project.

## 3.2 MCAL project

### 3.2.1 Software and tools required

The following software and tools are required for MCAL project.

- Configuration tool: EB tresos Studio 20.1.0.
- MCAL Drivers: MPC5777C\_MCAL4\_0\_RTM\_HF4\_1\_0\_1.
- Compiler: Green Hills Compiler 2018.5.
- Debugger: Lauterbach TRACE32 JTAG Debugger.
- CAN Adaptor: PCAN-USB Pro.

**NOTE**

There is an issue in MCAL4.0. Please replace *Adc\_Eqadc.c* with the provided one in fix folder to enable ADC calibration functions.




Figure 33. EB tresos



Figure 34. Lauterbach debugger



Figure 35. PCAN-USB pro

### 3.2.2 File structure

Table 6. MCAL project files

Folders/Files	Descriptions
.metadata	contains log information of Tresos.
bin	contains generated object files.
bin/bootloader_bin	contains bootloader binary files.
cfg	contains configuration files generated by Tresos.
fix	contains files to fix bugs.
include	contains application header files with pdc_ prefix.
make	contains makefiles used for building the application.
src	contains application source code files.
toolchains	contains files needed to build with various toolchains (startup, linker command files).
Tresos	contains the Tresos project with the application configuration.
makefile	is the MCAL sample application makefile.

*Table continues on the next page...*



**Table 6. MCAL project files (continued)**

Folders/Files	Descriptions
Modules	specifies which modules are compiled and linked.
make.bat	launches the make command.
launch.bat	contains user-defined paths for compilation and launches the make.bat file.
clear.bat	clears all generated and built files.
compiler_used.s	specifies which compiler is used.
run.cmm	is a script used for Lauterbach debugger

**NOTE**

For bootloader supported project, please unpack "Bootloader\_Settings.zip" in toolchains older to replace *autosar\_flash.ld*, *Startup\_vle.c* and *Vector\_vle\_core.s*. If you do not want a bootloader, unpack Non\_Bootloader\_Settings.zip.

**Table 7. Source files**

Files	Descriptions
Files with pdc prefix	contain codes for PDC applications.
Files with bcc prefix	contain drivers of MC3377x, include MC33772, MC33771B and MC33771C.
Files with sbc prefix	contain drivers of MC33FS65xx.
Files in boot folder	contain codes for bootloader.
Files with i2c prefix	contain codes for I2C protocol.
Files with rtc prefix	contain codes for PCA85063 driver.
Files with msdi prefix	contain drivers of CD1020, CD1030, MC33978 and MC34978.
Files with nxp prefix	contain nxp_helpers codes used in SBC drivers.

**3.2.3 Downloading the exist elf file**

For downloading the exist elf file using TRACE32 follow these stps.

1. Launch the TRACE32. Select File > Run Script..., from the menu bar.




Figure 36. Run script

2. Select the script named run.cmm (in root directory) to download elf. file into flash.




Figure 37. Browse script file

3. Click Go button to run.




Figure 38. Programming running

### 3.2.4 How to build

1. Launch the EB tresos Studio and select File > Import, from the IDE menu. Choose import source page appears. Click Browse and select the project folder \Tresos\workspace, click Finish.




Figure 39. Import projects

2. Double click the project name PDC\_5775B\_MCAL and click generate button.




Figure 40. Generate code

- Fill in the right compiler in compiler\_used.s.
- Fill in user-defined paths for compilation in launch.bat. Paths includes TRESOS\_DIR, MAKE\_DIR, GHS\_DIR or DIAB\_DIR or IAR\_DIR, PLUGINS\_DIR.

```
@echo off

::You have to uncomment and set the following variables if they are not already set
:: uncomment line below if you do not set TRESOS_DIR over environment
::TRESOS
SET TRESOS_DIR=C:\EB20\tresos
::MAKE
SET MAKE_DIR=C:\NXP\S32DS_Power_v2017.R1\utils\msys32\usr
::GHS
SET GHS_DIR=C:\ghs\comp_201854
::DIAB
::SET DIAB_DIR=C:/Tools/WindRiver/diab/5.9.4.7
::IAR
::SET IAR_DIR=C:/Tools/IAR Systems/Embedded Workbench 7.3/arm/
::Path to the plugins folder
SET PLUGINS_DIR=C:\NXP\AUTOSAR\MPC5777C_MCAL4_0_RTM_HF4_1_0_1\eclipse\plugins
::SSC
::SET SSC_ROOT=
```

Figure 41. Launch.bat file

- Run build.bat in command window. Errors, warnings and compilation information can be check here.

```
C:\Windows\System32\cmd.exe
make: Nothing to be done for 'build'.
Print Size: PDC_5775B_MCAL.elf
  section          dec hex
  .ramcode         60 0x003c
  .data            4622 0x120e
  .mcal_data       506 0x01fa
  .bss             21404 0x539c
  .mcal_bss        3584 0x0e00
  .acfls_code_ram  96 0x0060
  .mcal_bss_no_cacheable 2304 0x0900
  .rcw             8 0x0008
  .vletext         90856 0x162e8
  .mcal_text       66566 0x10406
  .rodata         1091 0x0443
  .ROM.ramcode    60 0x003c
  .ROM.data       4622 0x120e
  .ROM.mcal_data  506 0x01fa
  .mcal_const_cfg 9268 0x2434
  .mcal_const     1436 0x059c
  .acfls_code_rom 96 0x0060
  .isrvectbl      15008 0x3aa0
  .isrvectbl_core 292 0x0124
  Total:          222385 0x364b1
Create S19 file: PDC_5775B_MCAL.s19
Create bin file: PDC_5775B_MCAL.bin
gmemfile: warning: hole of size 0x3b5628 between
.acfls_code_rom ending at 0x82a9d8 and
.isrvectbl starting at 0xbe0000.
C:\Users\NXF53225\Desktop\bitbucket\vds-powertrain-domain-controller\MCU\PDC_5775B_MCAL>
```

Figure 42. Build result

- You can run clear.bat to clear output objects in unexpected situations and build again.

#### NOTE

Recommended optimization option for this demo is -Osize if Green Hills compiler is used.

### 3.2.5 Basic workflow of memo project

MCU Init is executed first. It initializes system clock, external interrupts, ports and UART.




Figure 43. MCAL demo project programming flow diagram

BSP task takes four responsibilities:

1. BSP Task initializes the remaining peripherals after MCU Init, including DSP1 used for initializing SBC watchdog.
2. BSP Task initializes SBC watchdog which needs to be initialized within at most 256ms from power on. This is why SBC Task shall be executed before starting task scheduler.
3. BSP Task refreshes SBC watchdog regularly after initialization.
4. BSP Task contains test functions which shall be executed once or regularly.

Task Scheduler calls three tasks cyclically. The calling periods are 10ms, 50ms and 300ms respectively for VCU Task, BMS Task and BSP Task. UDS Task runs freely instead of scheduled by Task Scheduler because UDS has strict timing requirements and there is no OS to guarantee the schedule can meet UDS timing requirements. Once having received commands on CAN bus, UDS Task will execute UDS protocol and jump to bootloader.

VCU Task checks gear position, accelerator & brake pedal position and VCU faults. After considering BMS faults and VCU faults, VCU Task controls the output, that is, reduces output torque and shuts down accessories by LSD.

BMS Task monitors stack voltage, cell voltage, temperature and BMS fault information. Support daisy chain of MC33771C or MC33771B or MC33772.

#### NOTE

1. There is no OS implemented in MCAL project to schedule tasks, one task will only be executed after the previous one is finished.
2. There is a limitation in ETH module. You need to install ETH\_RxCbk callback into plugin codes to enable ETH receive function.
  - a. Copy the following code into Ethlf\_RxIndication ETH\_RxCbk(CtrlIdx, FrameType, IsBroadcast, PhysAddrPtr, DataPtr, LenByte)
  - a. Include pdc\_eth.h in Ethlf\_Cbk.c.

# Chapter 4 GUI user guide

This GUI tool is used to monitor system via CAN bus, which can display the system state real time and send reset command to board. It need to use PCAN-USB Pro adapter to connect board with PC. Hands-on instructions are listed below.




Figure 44. GUI layout

1. Select CAN port and Baud rate (500 Kbps for this demo) of CAN transmission and then click Start button. Click Stop button when you want to disconnect the CAN adapter.
2. Battery voltage will be displayed, including stack voltage and cell voltage(average, maximal and minimal). Temperature(average, maximal and minimal) is also displayed. This GUI supports up to 10 battery stacks.
3. NTC parameters can be changed according to populated NTC.
4. Clicking Global Reset button resets BMS and VCU task together. While BMS Reset and VCU Reset button reset BMS and VCU task separately.
5. Total voltage, current (not measured in this demo) and fault information is displayed.
6. This indicator becomes red when faults occur otherwise becomes green.
7. Output torque level (0, Low, Mid and High) is shown.
8. This indicator appears when handbrake is pulled up.
9. Gear position (R, N, and D) is shown. E will appear when the gear shift fails .
10. Positions of accelerate pedal and brake pedal is shown. If measured values are out of range, an error image will appear.
11. Basic system information is shown on status bar.

All BCC data are displayed on the BCCDATA page (the following figure), where the first row indicates the status of the CID, including OK, timeout, CRC, etc. The last four rows indicates BCC communication errors and BCC faults.




Figure 45. BCC data page



# Chapter 5

## Bootloader User Guide

A bootloader is provided to update application firmware via CAN bus in case there are no tools to download application directly. It uses PCAN-USB Pro adapter to connect board with PC, executes its function by OpenBus tool. Hands-on instructions are listed below. Refer to the documentation "Unified bootloader user guide" to understand more details about bootloader source code.

1. Download bootloader into MCU: Download MPC577XX\_CAN\_bootloader.elf into flash by PE in S32DS or Lauterbach with run.cmm.
2. Allocate flash memory of the application. Unpack Bootloader\_Settings.zip to replace original files, then compile the APP project.
3. Launch the OpenBus




Figure 46. OpenBus tools homepage

4. Calculate CRC for the binary file to be transferred:
  - Click Enter button on General Tools block.
  - Click Upload Firmware button and select the binary file to be transferred.
  - Select CRC-16(DNP) algorithm.
  - Click Calculate button to generate CRC value.




Figure 47. CRC-16(DNP) example

5. Edit configuration file `can_uds.json` in `bootloader_bin` folder:
  - Fill in the CRC value calculated in [Step 4](#).

```

256     "name": "RequestTransferExit",
257     "address": "Physical",
258     "funcId": "",
259     "funcName": "",
260     "other":
261     {
262         "rxData":["77"]
263     }
264 },
265 {
266     "id": "31",
267     "name": "RoutineControl",
268     "address": "Physical",
269     "funcId": "1",
270     "funcName": "",
271     "other": {
272         "id": [
273             "2",
274             "2"
275         ],
276         "data": [
277             "00",
278             "00",
279             "e4",
280             "62"
281         ],
282         "rxData":["71", "01", "02", "02", "00"]
283     }
284 },
285 {
286     "id": "31",
287     "name": "RoutineControl",
288     "address": "Physical",
289     "funcId": "1",
290     "funcName": "",
291     "other": {

```

Figure 48. CRC in can\_uds.json example

- Fill in the correct paths of MPC577XX\_flash\_drv.bin and app.bin (here PDC\_5775B\_MCAL.bin).

```

{
  "id": "34",
  "name": "RequestDownload",
  "address": "Physical",
  "funcId": "",
  "funcName": "",
  "other": {
    "add": [
      "40",
      "00",
      "00",
      "80"
    ],
    "fileName": "C:\\Users\\NXF53225\\Desktop\\bitbucket\\vds-powertrain-domain-controller\\MCU\\PDC_5775B_MCAL\\Bootloader_user_config\\MPC577XX_flash_drv.bin",
    "compressionMethod": "0",
    "encryptingMethod": "0",
    "rxData":["74"]
  }
}

```

Figure 49. Path of MPC577XX\_flash\_drv.bin example

```
"id": "34",
"name": "RequestDownload",
"address": "Physical",
"funcId": "",
"funcName": "",
"other": {
  "addr": [
    "00",
    "84",
    "02",
    "00"
  ],
  "fileName": "C:\\Users\\NXF53225\\Desktop\\bitbucket\\vds-powertrain-domain-controller\\MCU\\PDC_5775B_MCAL\\Bootloader_user_config\\PDC_5775B_MCAL.bin",
  "compressionMethod": "0",
  "encryptingMethod": "0",
  "rxData": ["74"]
}
```

**Figure 50. Path of PDC\_5775B\_MCAL.bin example**

6. Connect PCAN-USB pro:

- Click Enter button on ISO-CAN-UDS-TOOL block.
- Click Connect Device on the right-top.
- Select and fill values as shown below and then click Connect button. Note that target address and source address are fixed as 0x55 and 0x35.




Figure 51. Parameters for connecting device

7. Load config files which links the target binary files. Click Load From Config File button and select can\_uds.json you just modified in step 5.




Figure 52. Load from config file

8. Execute bootloader procedure:
  - Click Execute Schedule Service button to execute bootloader procedure.
  - Wait the process to succeed.
  - You can repeat Step 4, 5 and 8 to download apps through bootloader again.




Figure 53. Table properties window

## How To Reach Us

### Home Page:

[nxp.com](http://nxp.com)

### Web Support:

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QoriQ, QoriQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, UMEMS, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: February 2020

Document identifier: MPC5775BDCRDUG

