

- Carry-Out Output for Cascading
- Divide-by-N Counting
- DC Clock Input Circuit Allows Slow Rise Times
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'HC4017 is a 5-stage divide-by-10 Johnson counter with ten decoded outputs and a carry-out bit. High-speed operation and spike-free outputs are obtained by use of the Johnson decade counter configuration.


The ten decoded outputs are normally low and go high only at their respective decimal time periods. A high signal on CLR asynchronously clears the decade counter and sets the carry output and Y0 high. With $\overline{\text{CLKEN}}$ low, the count is advanced on a low-to-high transition at CLK. Alternatively, if CLK is high, the count is advanced on a high-to-low transition at $\overline{\text{CLKEN}}$. Each decoded output remains high for one full clock cycle. The carry output CO is high while Y0, Y1, Y2, Y3, or Y4 is high, then is low while Y5, Y6, Y7, Y8, or Y9 is high.

The SN54HC4017 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC4017 is characterized for operation from -40°C to 85°C.

SN54HC4017 . . . J PACKAGE
 SN74HC4017 . . . N PACKAGE
 (TOP VIEW)




SN54HC4017 . . . FK PACKAGE
 (TOP VIEW)



NC—No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75285

Copyright © 1989, Texas Instruments Incorporated

SN54HC4017, SN74HC4017 DECADE COUNTER/DIVIDERS


logic diagram (positive logic)



Pin numbers shown are for J and N packages.

SN54HC4017, SN74HC4017
 DECADE COUNTERS/DIVIDERS

typical clear, count, and inhibit sequences



absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND pins	± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: N package	260°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54HC4017, SN74HC4017
DECADE COUNTERS/DIVIDERS**

recommended operating conditions

		SN54HC4017			SN74HC4017			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			1.5 3.15 4.2			V
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			0 0 0			V
V_I	Input voltage	0			V_{CC}			V
V_O	Output voltage	0			V_{CC}			V
t_t	Input transition (rise and fall) times	$V_{CC} = 2\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6\text{ V}$			0 0 0			ns
T_A	Operating free-air temperature	-55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC4017		SN74HC4017		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V_{OH}	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20\ \mu\text{A}$	2 V	1.9	1.998		1.9		1.9	V	
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
V_{OL}	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20\ \mu\text{A}$	4.5 V	3.98	4.30		3.7		3.84	V	
		6 V	5.48	5.80		5.2		5.34		
		2 V	0.002	0.1		0.1		0.1		
		4.5 V	0.001	0.1		0.1		0.1		
V_{OL}	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 4\ \text{mA}$	6 V	0.001	0.1		0.1		0.1	V	
		6 V	0.15	0.26		0.4		0.33		
I_I	$V_I = V_{CC}$ or 0	6 V	± 0.1	± 100		± 1000		± 1000	nA	
I_{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V		8		160		80	μA	
C_i		2 to 6 V		3	10		10	10	pF	



SN54HC4017, SN74HC4017
 DECADE COUNTERS/DIVIDERS

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			V _{CC}	T _A = 25°C		SN54HC4017		SN74HC4017		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLK [†] or $\overline{\text{CLKEN}}^{\ddagger}$	2 V	0	6	0	4.2	0	5	MHz
			4.5 V	0	31	0	20	0	25	
			6 V	0	36	0	25	0	29	
t _w	Pulse duration	CLK high or low [†] or $\overline{\text{CLKEN}}$ high or low [‡]	2 V	80		120		100	ns	
			4.5 V	16		25		20		
		6 V	14		20		17			
		CLR high	2 V	80		120		100		
4.5 V	16			24		20				
t _{su}	Setup time	$\overline{\text{CLKEN}}$ low before CLK [†] or CLK high before $\overline{\text{CLKEN}}^{\ddagger}$	2 V	50		75		63	ns	
			4.5 V	10		15		13		
			6 V	9		13		11		
		CLR inactive before CLK [†] or $\overline{\text{CLKEN}}^{\ddagger}$	2 V	50		75		63		
			4.5 V	10		15		13		
			6 V	9		13		11		
t _h	Hold time	CLR high after $\overline{\text{CLKEN}}^{\ddagger}$ or CLK high after $\overline{\text{CLKEN}}^{\ddagger}$	2 V	5		5		5	ns	
			4.5 V	5		5		5		
			6 V	5		5		5		

[†]These conditions apply if clocking is being performed via the CLK input.

[‡]These conditions apply if clocking is being performed via the $\overline{\text{CLKEN}}$ input.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HC4017		SN74HC4017		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V	6	10		4.2		5	MHz	
			4.5 V	31	50		20		25		
			6 V	36	55		25		29		
t _{pd}	CLK	Any Y or CO	2 V		90	230		343		290	ns
			4.5 V		23	46		69		58	
			6 V		20	39		58		49	
t _{pd}	$\overline{\text{CLKEN}}$	Any Y or CO	2 V		125	250		373		315	ns
			4.5 V		25	50		75		63	
			6 V		21	43		63		54	
t _{pd}	CLR	Any Y	2 V		90	230		343		290	ns
			4.5 V		23	46		69		58	
			6 V		20	39		58		49	
t _{PLH}	CLR	CO	2 V		90	230		343		290	ns
			4.5 V		23	46		69		58	
			6 V		20	39		58		49	
t _t		Any output	2 V		38	75		110		95	ns
			4.5 V		8	15		22		18	
			6 V		6	13		19		16	

C _{pd}	Power dissipation capacitance	No load, T _A = 25°C	60 pF typ
-----------------	-------------------------------	--------------------------------	-----------

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.