Electra House, 32 Southtown Road Great Yarmouth, Norfolk NR31 0DU, England Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com www.midasdisplays.com

MDT0500B1IH-MIPI	720 x 12	80 MIPI Interfac	e TFT Module				
Specification							
Version: 1		Date: 0	5/08/2020				
	Revision						
1	03/08/2020	First issue					

Display F			
Display Size	5.0"		
Resolution	720 x 1280		
Orientation	Portrait		
Appearance	RGB		
Logic Voltage	3.3V		L'LE
Interface	MIPI	IVR	oHS ompliant
Brightness	1100 cd/m ²	/ V 30	moliont
Touchscreen		1 00	mphani
Module Size	68.40 x 122.70 x 4.15mm		
Operating Temperature	-20°C ~ +70°C		
Pinout	40 way FFC	Box Quantity	Weight / Display
Pitch		ira - sili	nnlv

* - For full design functionality, please use this specification in conjunction with the ILI9881C specification.(Provided Separately)

Display Accessories					
Part Number	Description				
MPBV6	40 Way FFC to cable and wires. Driven by any driver board that can be wired to a 1mm pitch SHDR-40V-S-B receptacle.				

Optional Variants				
Appearances	Voltage			

Summary

TFT 5.0" is a color active matrix thin film transistor (TFT) liquid crystal display (LCD) that uses amorphous silicon TFT as a switching device. This TFT LCD has a 4.99 (16:9) inch diagonally measured active display area with HD (720 horizontal by 1280 vertical pixel) resolution. This module is a composed of a TFT_LCD module and follows RoHs.

General Specifications

■ Size: 5.0 inch

■ Dot Matrix: 720× 3(RGB) ×1280 dots

■ Module dimension: 68.4 (W) × 122.7 (H) ×4.15 mm

■ Active area: 62.1 (W) × 110.4 (H) mm

■ Dot pitch: 0.08625(W) ×0.08625(H) mm

■ LCD type: TFT, Normally Black, Transmissive

■ Viewing angle: 80/80/80/80

■ TFT Drive IC: ILI9881C or Equivalent

■ TFT Interface: 4-Lanes MIPI

■ Aspect Ratio: 16:9 gn • manufacture • Supply

Backlight Type: LED ,Normally White

■ With /Without TP: Without TP

Surface: Glare


*Color tone slight changed by temperature and driving voltage.

Interface

1. LCM PIN Definition

Pin	Symbol	Function	Remark
1-9	NC	No connection	
10-11	VCI	Power supply for analog circuits. Connect to an external power supply of 2.5V to 3.6V	
12-13	NC	No connection	
14	RESET	The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. Fix to VDDI level when not in use.	
15	TE	Tearing effect output pin. Leave the pin open when not in use.	
16	NC	No connection	
17-18	GND	Power ground	
19-20	IOVCC	Power supply for analog circuits. Connect to an external power supply of 1.65V to 3.6V	
21	GND	Power ground	
22	D3P	MIDI DSI differential data pair (Data lana 2)	
23	D3N	MIPI DSI differential data pair. (Data lane 3)	
24	GND	Power ground	
25	D2P	MIDI DCI differential data pair (Data lana 2)	
26	D2N	MIPI DSI differential data pair. (Data lane 2)	
27	GND	Power ground	ıly
28	CLKP	MIDI DOI differential alcale main	
29	CLKN	MIPI DSI differential clock pair	
30	GND	Power ground	
31	D1P	MIDI DOLLIES (C. L. L. A)	
32	D1N	MIPI DSI differential data pair. (Data lane 1)	
33	GND	Power ground	
34	D0P	MIDI DOI differential data main (Data law of)	
35	D0N	MIPI DSI differential data pair. (Data lane 0)	
36-37	GND	Power ground	
38	LED+	Power for LED backlight anode	
39	LED-	Power for LED backlight cathode	
40	NC	No connection	

Contour Drawing



Absolute Maximum Ratings Ufacture Supply

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	°C
Storage Temperature	TST	-30	_	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. ≦60°C, 90% RH MAX. Temp. >60°C, Absolute humidity shall be less than 90% RH at 60°C

Electrical Characteristics


1. Typical Operation Conditions

lta-ma	Cymahal	Values			l lmi4	Domonik	
Item	Symbol	Min.	Тур.	Max.	Unit	Remark	
Power supply for analog circuit	VCI	2.5	3.3	3.6	V		
Power supply for logic circuit	IOVCC	1.65	1.8	3.6	V		
Current for Driver	IDD	1	44	-	mA	VDD=3.3V	

2. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current	ILED	-	160	-	mA	
LED voltage	VLED+	18.2	21	23.8	V	Note 1
LED Life Time		50,000	- /	-	Hr	Note 2,3,4

Note 1 : There are 1 Groups LED



B/L CIRCUIT DIAGRAM

Note 2 : Ta = 25 ℃

Note 3: Brightness to be decreased to 50% of the initial value

Note 4: The single LED lamp case

DC CHARATERISTICS

1. Basic Characteristics for Panel Driving

Parameter	Symbol	Rating			Unit	Condition	Note
i arameter	Cymbol	Min	Тур	Max	Onit	Condition	Note
Logic Low level input voltage	VıL	-0.3	-	0.3*IOVCC	V		Note1
Logic High level input voltage	VIH	0.7*IOVCC	-	IOVCC	V		Note1
Logic Low level output voltage (TE)	Vol	0		0.2*IOVCC	V	I _{OL} = +1.0mA	Note1
Logic High level output voltage (TE)	Vон	0.8*IOVCC		IOVCC	V	I _{он} = -1.0mA	Note1

NOTE1:


Ta = -20 to 70° C, VCI = 2.5V to 3.6V, IOVCC = 1.65V to 3.6V

2. DSI DC Characteristics

LP Mode

	Combal	Condition	Specification			Unit
Parameter	Symbol	Condition	Min.	Тур.	Max.	
Logic 1 input voltage	V_{IHLPCD}	LP-CD	450	-	1350	m∨
Logic 0 input voltage	VILLPCD	LP-CD	0.0	-	200	m∨
Logic 1 input voltage	V_{IHLPRX}	LP-RX (CLK, D0 ,D1, D2, D3)	880	-	1350	m∨
Logic 0 input voltage	V_{ILLPRX}	LP-RX (CLK, D0 ,D1, D2, D3)	0.0	-	550	m∨
Logic 0 input voltage	VILLPRXULP	LP-RX (CLK ULP mode)-	0.0	-	300	m∨
Logic 1 output voltage	VOHLPTX	LP-TX (D0)	T 1.1 \cap \cap \cap \cap \cap \cap \cap \cap	-5	1.3	V
Logic 0 output voltage	V _{OLLPTX}	LP-TX (D0)	-50)	50	m∨
Logic 1 input current	I _{IH}	LP-CD, LP-RX	-	-	10	uA
Logic 0 input current	I _{IL}	LP-CD, LP-RX	-10	-	-	uA


Spike/Glitch Rejection




Spike/Glitch Rejection - DSI							
Signal	Symbol	Parameter	Min	Max	Unit		
CLKP/N, DnP/N	SGD	Input pulse rejection for DSI	•	300	∨ps		

High Speed Mode

Parameter	Symbol	Condition	S	pecificatio	n	Unit
Input Common Mode Voltage for Clock	V _{CMCLK}	CLKP/N Note 2, Note 3	70	-	330	mV
Input Common Mode Voltage for Data	V _{CMDATA}	DnP/N Note 2, Note 3, Note 5	70	-	330	mV
Common Mode Ripple for Clock Equal or Less than 450MHz	V _{CMRCLKL450}	CLKP/N Note 4	-50	-	50	mV
Common Mode Ripple for Data Equal or Less than 450MHz	V _{CMRDATAL450}	DnP/N Note 4, Note 5	-50	-	50	mV
Common Mode Ripple for Clock More than 450MHz (peak sine wave)	V _{CMRCLKM450}	CLKP/N	-	-	100	mV
Common Mode Ripple for Data More than 450MHz (peak sine wave)	V _{CMRDATAM450}	DnP/N Note 5	-	-	100	mV
Differential Input Low Level Threshold Voltage for Clock	V _{THLCLK} -	CLKP/N	-70	-	-	mV
Differential Input Low Level Threshold Voltage for Data	V _{THLDATA} -	DnP/N Note 5	-70	-	-	mV
Differential Input High Level Threshold Voltage for Clock	V _{THHCLK+}	CLKP/N	-	-	70	mV
Differential Input High Level Threshold Voltage for Data	V _{THHDATA+}	DnP/N Note 5	-	-	70	mV
Single-ended Input Low Voltage	VILHS	CLKP/N, DnP/N Note 3, Note 5	-40	-	-	mV
Single-ended Input High Voltage	V _{IHHS}	CLKP/N, DnP/N Note 3, Note 5	-	-	460	mV
Differential Termination Resistor	R _{TERM}	CLKP/N, DnP/N Note 5	80	100	125	Ω
Single-ended Threshold Voltage for Termination Enable	V _{TERM-EN}	CLKP/N, <mark>Dn</mark> P/N Not <mark>e</mark> 5	-	-	450	mV
Termination Capacitor	C _{TERM}	CLKP/N, DnP/N Note 5, Note 6	-	-	60	pF






design • manufacture • supply

AC Characteristics

- DSI Interface Timing Characteristics
 High Speed Mode Clock Channel Timing




Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	2xUI _{INST}	Double UI instantaneous	Note 2	25	ns
CLKP/N	UI _{INSTA} ,UI _{INSTB} (Note 1)	UI instantaneous Half	Note 2	12.5	ns

Notes:

1. UI = UIINSTA = UIINSTB

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	466 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	525 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	700 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	700 Mbps	550 Mbps

1.2 High Speed Mode - Data Clock Channel Timing



Signal Symbol		Parameter	Min	Max
DnP/N , n=0 and 1	t _{DS}	Data to Clock Setup time	0.15xUI	-
	t _{DH}	Clock to Data Hold Time	0.15xUI	1

1.3 High Speed Mode - Rising and Falling Timings





Table 41: Rise and Fall Timings on Clock and Data Channels

2	0	O a station	Specification			
Parameter	Symbol	Condition	Min	Тур	Max	
Differential Disc Time for Cleak		CLVD/N	150		0.3UI	
Differential Rise Time for Clock	t _{DRTCLK}	CLKP/N	150 ps	-	(Note)	
Differential Disa Time for Date	t _{DRTDATA}	DnP/N	150 ps	-	0.3UI	
Differential Rise Time for Data		n=0 and 1			(Note)	
Differential Fall Time for Olarla		CLIZD/N	450		0.3UI	
Differential Fall Time for Clock	t _{DFTCLK}	CLKP/N	150 ps	-	(Note)	
Differential Fall Fire Carpon		DnP/N	450		0.3UI	
Differential Fall Time for Data	toftdata	n=0 and 1	150 ps	e-	(Note)	

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.


1.4 Low Power Mode - Bus Turn Around



Signal Symbol Description		Min	Max	Unit	
DOP/N des	Тьрхм	Length of LP-00, LP-01, LP-10 or LP-11 periods MCU → Display Module (ILI9881C)	50	75 \	ns
D0P/N) <u> </u>	Length of LP-00, LP-01, LP-10 or LP-11 periods	50	75	
DOP/N	I LPXD	Display Module (ILI9881C) → MCU		75	ns
D0P/N	T _{TA-SURED}	Time-out before the Display Module (ILI9881C) starts driving	T_{LPXD}	2xT _{LPXD}	ns


Signal	Symbol	Description		Unit
D0P/N	T _{TA-GETD}	Time to drive LP-00 by Display Module (ILI9881C)	5xT _{LPXD}	ns
D0P/N	T _{TA-GOD}	Time to drive LP-00 after turnaround request - MCU	4xT _{LPXD}	ns

1.5 Data Lanes from Low Power Mode to High Speed Mode



Signal	Symbol	Description	Min	Max	Unit
DnP/N, $n = 0$ and 1	T _{LPX}	Length of any Low Power State Period	50	-	ns
DnP/N, $n = 0$ and 1	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DnP/N, n = 0 and 1	T _{HS-TERM-EN}	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX		35+4xUI	ns

1.6 Data Lanes from High Speed Mode to Low Power Mode




Note: If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.

CLKP, DnP CLKN, DnN n = 0, 1, 2, 3


Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T _{HS-SKIP}	Time-Out at Display Module (ILI9881C) to ignore transition period of EoT	40	55+4xUI	ns
DnP/N, n = 0 and 1	T _{HS-EXIT}	Time to driver LP-11 after HS burst	100	-	ns

1.7 Clock Lanes High Speed Mode to/from Low Power Mode Timing



Signal	Symbol	Description	Min	Max	Unit
CLKP/N	T _{CLK-POST}	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52xUI		ns
CLKP/N	T _{CLK-TRAIL}	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	•	ns
CLKP/N	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	ns
CLKP/N	T _{CLK-PREPARE}	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	T _{CLK-TERM-EN}	Time-out at Clock Lane to enable HS termination		38	ns
CLKP/N	T _{CLK-PREPARE} + T _{CLK-ZERO}	Minimum lead HS-0 drive period before starting Clock	300	-	ns
CLKP/N	T _{CLK-PRE}	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	S8xUI	p {v	ns

2. Reset Timing




Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		us
	tRT	Reset cancel		5 (Note 1, 5)	mo
	uxı	Neset Cancel		120 (Note 1, 6, 7)	ms

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter t <mark>h</mark> an 5us	Reset Rejected
Longer th <mark>a</mark> n 10us	Reset
Between 5us and 10us	Reset starts


- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:




- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

Power ON/OFF Sequence

Case A:



Case B:



Symbol	Characteristics	Min.	Тур.	Max.	Units
T _{VDDI_RISE}	VDDI Rise time	10	-	-	us
т	Case A: VCI Rise time	130			110
T _{VCI_RISE}	Case B: VCI Rise time	40	- -		us
T _{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T _{RES_PULSE}	Reset low pulse time	10	-	-	us
T _{FS_CMD}	Reset to first command	10	-	-	ms

Optical Characteristics

Item		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark
Response time		Tr	θ=0°、Φ=0°	-	10	15	.ms	Note 3
		Tf		-	20	25	.ms	
Contrast ratio		CR	At optimized viewing angle	640	800	-	1	Note 4
Color	White	Wx	θ=0° \ Ф=0	0.26	0.31	0.36		Note 2,6,7
Chromaticity		Wy		0.28	0.33	0.38		
	Hor.	ΘR		-	80	-		Note 1
Viewing angle	поi.	ΘL	CR≧10	-	80	-	Deg.	
	Ver.	ΦТ		-	80	-		
		ФВ		-	80	-		
Brightness		-	-	1000	1100	-	cd/m2	Center of display
Uniformity		(U)	-	75	-	A-	%	Note 5

Ta=25±2°C

Note 1: Definition of viewing angle range




Fig. 11.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7or BM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 11.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90%to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10%to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Contrast ratio (CR) = Luminance measured when LCD on the "White" state

Luminance measured when LCD on the "Black" state

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width




Fig 11.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

design • manufacture • supply

Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)

Environmental Test								
Test Item	Content of Test	Test Condition	Note					
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2					
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30°C 200hrs	1,2					
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs						
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1					
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max	60°C,90%RH 96hrs	1,2					
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20°C/70°C 10 cycles						
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude: 1.5mm Vibration Frequency: 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes						
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact) ,±800v(air), RS=330Ω CS=150pF 10 times	y'					

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.