



## Product Change Notification / SYST-18SFAM011

---

**Date:**

24-Nov-2020

**Product Category:**

8-bit Microcontrollers

**PCN Type:**

Silicon Die Revision

**Notification Subject:**

ERRATA - AVR128DA28/32/48/64 Silicon Errata and Data Sheet Clarification

**Affected CPNs:**

[SYST-18SFAM011\\_Affected\\_CPN\\_11242020.pdf](#)

[SYST-18SFAM011\\_Affected\\_CPN\\_11242020.csv](#)

**Notification Text:**

SYST-18SFAM011

Microchip has released a new Product Documents for the AVR128DA28/32/48/64 Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at [AVR128DA28/32/48/64 Silicon Errata and Data Sheet Clarification](#).

**Notification Status:** Final

**Description of Change:**

This revision includes the following updates to Data Sheet Clarifications:

- 1) Add new device revision (A8)
- 2) Added errata:
  - Device: Some Reserved Fuse Bits Are '1'
  - Device: CRC Check During Reset Initialization Is not Functional
  - CCL: The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Device
  - RSTCTRL: BOD Registers not Reset When UPDI Is Enabled
  - TCA: Restart Will Reset Counter Direction in NORMAL and FRQ Mode
  - TCB: CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode
  - TCD: Asynchronous Input Events not Working When TCD Counter Prescaler Is Used
  - TCD: CMPAEN Controls All W0x for Alternative Pin Functions
  - USART: Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'

– ZCD: All ZCD Output Selection Bits Are Tied to the ZCD0 Bit

**Impacts to Data Sheet:** None

**Reason for Change:** To Improve Productivity

**Change Implementation Status:** Complete

**Date Document Changes Effective:** 24 Nov 2020

**NOTE:** Please be advised that this is a change to the document only the product has not been changed.

**Markings to Distinguish Revised from Unrevised Devices:** N/A

## Attachments:

[AVR128DA28/ 32/ 48/ 64 Silicon Errata and Data Sheet Clarification](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

## Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

AVR128DA28-E/SO  
AVR128DA28-E/SP  
AVR128DA28-E/SS  
AVR128DA28-I/SO  
AVR128DA28-I/SP  
AVR128DA28-I/SS  
AVR128DA28T-E/SO  
AVR128DA28T-E/SS  
AVR128DA28T-I/SO  
AVR128DA28T-I/SS  
AVR128DA32-E/PT  
AVR128DA32-E/RXB  
AVR128DA32-I/PT  
AVR128DA32-I/RXB  
AVR128DA32T-E/PT  
AVR128DA32T-E/RXB  
AVR128DA32T-I/PT  
AVR128DA32T-I/RXB  
AVR128DA48-E/6LX  
AVR128DA48-E/PT  
AVR128DA48-I/6LX  
AVR128DA48-I/PT  
AVR128DA48T-E/6LX  
AVR128DA48T-E/PT  
AVR128DA48T-I/6LX  
AVR128DA48T-I/PT  
AVR128DA64-E/MR  
AVR128DA64-E/PT  
AVR128DA64-I/MR  
AVR128DA64-I/PT  
AVR128DA64T-E/MR  
AVR128DA64T-E/PT  
AVR128DA64T-I/MR  
AVR128DA64T-I/PT



# AVR128DA28/32/48/64

---

---

## Silicon Errata and Data Sheet Clarification

---

---

The AVR128DA28/32/48/64 devices you have received conform functionally to the current device data sheet ([www.microchip.com/DS40002183](http://www.microchip.com/DS40002183)), except for the anomalies described in this document. The errata described in this document will likely be addressed in future revisions of the AVR128DA28/32/48/64 devices.

**Notes:**

- This document summarizes all the silicon errata issues from all revisions of silicon, previous as well as current
- Refer to the Device/Revision ID section in the current device data sheet ([www.microchip.com/DS40002183](http://www.microchip.com/DS40002183)) for more detailed information on Device Identification and Revision IDs for your specific device, or contact your local Microchip sales office for assistance

## 1. Silicon Issue Summary

### Legend

- Erratum is not applicable.
- X Erratum is applicable.

Peripheral	Short Description	Valid for Silicon Revision		
		Rev. A6 <sup>(1)</sup>	Rev. A7	Rev. A8
Device	2.2.1 Some Reserved Fuse Bits Are '1'	X	X	-
Device	2.2.2 CRC Check During Reset Initialization Is not Functional	X	X	-
CCL	2.3.1 The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices	X	X	X
EVSYS	2.4.1 Port Pins PB[7:6] and PE[7:4] Are not Connected to the Event System	X	X	X
NVMCTRL	2.5.1 Flash Mapping Into Data Space not Working Properly	X	X	X
PORT	2.6.1 Digital Input on Pin Automatically Disabled When Pin Selected for Analog Input	X	X	X
RSTCTRL	2.7.1 BOD Registers not Reset When UPDI Is Enabled	X	X	X
SPI	2.8.1 SSD Bit Must Be Set When SPIROUTE Value = NONE	X	X	X
TCA	2.9.1 TCA1 Pinout Alternative 2 and 3 not Functional	X	X	X
TCA	2.9.2 Restart Will Reset Counter Direction in NORMAL and FRQ Mode	X	X	X
TCB	2.10.1 CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode	X	X	X
TCD	2.11.1 Asynchronous Input Events not Working When TCD Counter Prescaler Is Used	X	X	X
TCD	2.11.2 CMPAEN Controls All WOX for Alternative Pin Functions	X	X	X
TWI	2.12.1 The Output Pin Override Does not Function as Expected	X	X	X
TWI	2.12.2 The 50 ns and 300 ns SDA Hold Time Selection Bits Are Swapped	X	X	X
USART	2.13.1 Open-Drain Mode Does not Work When TXD Is Configured as Output	X	X	X
USART	2.13.2 Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'	X	X	X
ZCD	2.14.1 All ZCD Output Selection Bits Are Tied to the ZCD0 Bit	X	X	X

### Note:

1. This revision is the initial release of the silicon.

## 2. Silicon Errata Issues

### 2.1 Errata Details

- Erratum is not applicable.
- X Erratum is applicable.

### 2.2 Device

#### 2.2.1 Some Reserved Fuse Bits Are '1'

The default fuse values may be not compliant with the data sheet. The fuse values will read out as listed below:

- OSCCFG = 0x78 (The device will use the OSCHF clock source)
- SYSCFG0 = 0xF2
- SYSCFG1 = 0xF8

#### Work Around

None.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	-

#### 2.2.2 CRC Check During Reset Initialization Is not Functional

The CRCSRC bit field in the SYSCFG0 fuse is ignored during Reset initialization. A CRC check will not be performed during Reset initialization. CRCSCAN is only available from the software.

#### Work Around

None.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	-

## 2.3 CCL - Configurable Custom Logic

#### 2.3.1 The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Devices

The LINK option (INSELn in LUT3CTRLB or LUT3CTRLC is '0x2') does not work; the output from LUT0 will not get connected as an input to LUT3. This occurs only on 28-pin and 32-pin devices.

#### Work Around

Connect LUT0 output to LUT3 input using the Event System.

### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

## 2.4 EVSYS - Event System

### 2.4.1 Port Pins PB[7:6] and PE[7:4] Are not Connected to the Event System

Port pins PB[7:6] and PE[7:4] are not connected to the Event System. This is true for both input and output signals into the Event System on these pins.

#### Work Around

None.


### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

## 2.5 NVMCTRL - Nonvolatile Memory Controller

### 2.5.1 Flash Mapping Into Data Space not Working Properly

The inter-section Flash protection mechanism does not take into account the FLMAP bit field when checking if the address is in BOOT, APPCODE or APPDATA areas. It uses for comparison only the address offset between Flash start address in data space (0x8000) and the accessed address. This will cause the mirroring of the BOOT area in each Flash section selected by FLMAP (in blocks of 32 KB). Refer to the image below.



BOOT area for devices without issue

BOOT area for devices with issue

For read operations, the FLMAP bits work as documented when the Boot Read Protect (BOOTRP) bit is not enabled. For write operations, the inter-section Flash protection works properly only when FLMAP is set to '0x00'.

#### Work Around

Use only store program memory (SPM) instructions to write and load program memory (LPM) instructions to read Flash memory.

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

**2.6 PORT - I/O Configuration****2.6.1 Digital Input on Pin Automatically Disabled When Pin Selected for Analog Input**

If an input pin is selected to be analog input, the digital input function for those pins is automatically disabled.

**Work Around**

None

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

**2.7 RSTCTRL - Reset Controller****2.7.1 BOD Registers not Reset When UPDI Is Enabled**

If the UPDI is enabled, the VLMCTRL, INTCTRL, and INTFLAGS registers in BOD will not be reset by other reset sources than POR.

**Work Around**

None

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

**2.8 SPI - Serial Peripheral Interface****2.8.1 SSD Bit Must Be Set When SPIROUTE Value = NONE**

When operating either SPIn module, when the PORTMUX.SPIROUTE selection is NONE, the  $\overline{SS}$  pin must be disabled (CTRLB.SSD = 1) to maintain Host mode operation.

**Work Around**

None

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X



## 2.9 TCA - 16-Bit Timer/Counter Type A

### 2.9.1 TCA1 Pinout Alternative 2 and 3 not Functional

It is not possible to configure TCA1 in PORTMUX.TCAROUTEA to use pinout alternatives 2 and 3.

#### Work Around

Use TCA1 pinout alternative 0 or 1.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.9.2 Restart Will Reset Counter Direction in NORMAL and FRQ Mode

When the TCA is configured to a NORMAL or FRQ mode (WGMode in TCAn.CTRLB is '0x0' or '0x1'), a RESTART command or Restart event will reset the count direction to default. The default is counting upwards.

#### Work Around

None.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

## 2.10 TCB - 16-Bit Timer/Counter Type B

### 2.10.1 CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode

When the TCB is operating in 8-bit PWM mode (CNTMODE in TCBn.CTRLB is '0x7'), the low and high bytes for the CNT and CCMP registers operate as 16-bit registers for read and write. They cannot be read or written independently.

#### Work Around

Use 16-bit register access. Refer to the data sheet for further information.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

## 2.11 TCD - 12-Bit Timer/Counter Type D

### 2.11.1 Asynchronous Input Events not Working When TCD Counter Prescaler Is Used

When the TCD is configured to use asynchronous input events (CFG in TCDn.EVCTRLx is '0x2') and the TCD Counter Prescaler (CNTPRES in TCDn.CTRLA) is different from '0x0', events can be missed.

**Work Around**

Use the TCD Synchronization Prescaler (SYNCPRES in TCDn.CTRLA) instead of the TCD Counter Prescaler. Alternatively, use synchronous input events (CFG in TCDn.EVCTRLx is not '0x2') if the input events are longer than one CLK\_TCD\_CNT cycle.

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

**2.11.2 CMPAEN Controls All WOX for Alternative Pin Functions**

When TCD alternative pins are enabled (TCD0 in PORTMUX.TCDROUTEA is not '0x0'), all waveform outputs (WOx) are controlled by Compare A Enable (CMPAEN in TCDn.FAULTCTRL).

**Work Around**

None.

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

**2.12 TWI - Two-Wire Interface****2.12.1 The Output Pin Override Does not Function as Expected**

When TWI is enabled, it overrides the output pin driver, but not the output value. The output on the line will always be high when the value in the PORTx.OUT register is '1' for the pins corresponding to the SDA or SCL.

**Work Around**

Ensure that the values in the PORTx.OUT register corresponding to the SCL and SDA pins are '0' before enabling the TWI.

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

**2.12.2 The 50 ns and 300 ns SDA Hold Time Selection Bits Are Swapped**

The bits corresponding to the SDA Hold Time (SDAHOLD) bit field in the TWIn.CTRLA register are swapped.

**Work Around**

Use the 50 ns bit field selection for the 300 ns hold time and vice versa.

**Affected Silicon Revisions**

Rev. A6	Rev. A7	Rev. A8
X	X	X

## 2.13 USART - Universal Synchronous and Asynchronous Receiver and Transmitter

### 2.13.1 Open-Drain Mode Does not Work When TXD Is Configured as Output

When configured as an output, the USART TXD pin can drive the pin high regardless of whether the Open-Drain mode is enabled or not.

#### Work Around

Configure the TXD pin as an input by writing the corresponding bit in PORTx.DIR to '0' when using Open-Drain mode.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 2.13.2 Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'

The Start-of-Frame Detector can unintentionally be enabled when the device is in Active mode and when the Receive Complete Interrupt Flag (RXCIF) in the USARTn.STATUS register is '0'. If the Receive Data (RXDATA) registers are read while receiving new data, RXCIF is cleared, and the Start-of-Frame Detector will be enabled and falsely detects the following falling edge as a start bit. When the Start-of-Frame Detector detects a start condition, the frame reception is restarted, resulting in corrupt received data. Note that the USART Receive Start Interrupt Flag (RXSIF) always is '0' when in Active mode. No interrupt will be triggered.

#### Work Around

Disable Start-of-Frame Detection by writing '0' to the Start-of-Frame Detection Enable (SFDEN) bit in the USART Control B (USARTn.CTRLB) register when the device is in Active mode. Enable it again by writing the bit to '1' before transitioning to Standby sleep mode. This work around depends on a protocol preventing a new incoming frame when re-enabling Start-of-Frame Detection. Re-enabling Start-of-Frame Detection, while a new frame is already incoming, will result in corrupted received data.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

## 2.14 ZCD - Zero-Cross Detector

### 2.14.1 All ZCD Output Selection Bits Are Tied to the ZCD0 Bit

The Zero Cross Detector n Output (ZCDn) bits in the Pin Position (PORTMUX.ZCDROUTEA) register are tied to ZCD0. Any write to ZCD0 will be reflected in the ZCD1 and ZCD2 as well. Writing to ZCD1 and/or ZCD2 has no effect.

#### Work Around

Use the Event System or CCL to make the output of ZCD1 or ZCD2 available on a pin.

#### Affected Silicon Revisions

Rev. A6	Rev. A7	Rev. A8
X	X	X

### 3. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet ([www.microchip.com/DS40002183](http://www.microchip.com/DS40002183)).

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

#### 3.1 Data Sheet Clarifications

None.

## 4. Document Revision History

**Note:** The data sheet clarification document revision is independent of the die revision and the device variant (last letter of the ordering number).

### 4.1 Revision History

Doc Rev.	Date	Comments
B	11/2020	<ul style="list-style-type: none"> <li>• Add new device revision (A8)</li> <li>• Added errata:               <ul style="list-style-type: none"> <li>– Device: <i>Some Reserved Fuse Bits Are '1'</i></li> <li>– Device: <i>CRC Check During Reset Initialization Is not Functional</i></li> <li>– CCL: <i>The LINK Input Source Selection for LUT3 Is not Functional on 28- and 32-Pin Device</i></li> <li>– RSTCTRL: <i>BOD Registers not Reset When UPDI Is Enabled</i></li> <li>– TCA: <i>Restart Will Reset Counter Direction in NORMAL and FRQ Mode</i></li> <li>– TCB: <i>CCMP and CNT Registers Operate as 16-Bit Registers in 8-Bit PWM Mode</i></li> <li>– TCD: <i>Asynchronous Input Events not Working When TCD Counter Prescaler Is Used</i></li> <li>– TCD: <i>COMPAEN Controls All WOX for Alternative Pin Functions</i></li> <li>– USART: <i>Start-of-Frame Detection Can Unintentionally Be Enabled in Active Mode When RXCIF Is '0'</i></li> <li>– ZCD: <i>All ZCD Output Selection Bits Are Tied to the ZCD0 Bit</i></li> </ul> </li> </ul>
A	04/2020	<ul style="list-style-type: none"> <li>• Initial document release.</li> </ul>

## The Microchip Website

---

Microchip provides online support via our website at [www.microchip.com/](http://www.microchip.com/). This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Product Change Notification Service

---

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to [www.microchip.com/pcn](http://www.microchip.com/pcn) and follow the registration instructions.

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: [www.microchip.com/support](http://www.microchip.com/support)

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

## Legal Notice

---

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

---

## Trademarks

---

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7125-7

## Quality Management System

---

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](http://www.microchip.com/quality).



## Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p><b>Corporate Office</b> 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Tel: 480-792-7277 Technical Support: <a href="http://www.microchip.com/support">www.microchip.com/support</a> Web Address: <a href="http://www.microchip.com">www.microchip.com</a></p> <p><b>Atlanta</b> Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p><b>Austin, TX</b> Tel: 512-257-3370</p> <p><b>Boston</b> Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p><b>Chicago</b> Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p><b>Dallas</b> Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p><b>Detroit</b> Novi, MI Tel: 248-848-4000</p> <p><b>Houston, TX</b> Tel: 281-894-5983</p> <p><b>Indianapolis</b> Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p><b>Los Angeles</b> Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p><b>Raleigh, NC</b> Tel: 919-844-7510</p> <p><b>New York, NY</b> Tel: 631-435-6000</p> <p><b>San Jose, CA</b> Tel: 408-735-9110 Tel: 408-436-4270</p> <p><b>Canada - Toronto</b> Tel: 905-695-1980 Fax: 905-695-2078</p>	<p><b>Australia - Sydney</b> Tel: 61-2-9868-6733</p> <p><b>China - Beijing</b> Tel: 86-10-8569-7000</p> <p><b>China - Chengdu</b> Tel: 86-28-8665-5511</p> <p><b>China - Chongqing</b> Tel: 86-23-8980-9588</p> <p><b>China - Dongguan</b> Tel: 86-769-8702-9880</p> <p><b>China - Guangzhou</b> Tel: 86-20-8755-8029</p> <p><b>China - Hangzhou</b> Tel: 86-571-8792-8115</p> <p><b>China - Hong Kong SAR</b> Tel: 852-2943-5100</p> <p><b>China - Nanjing</b> Tel: 86-25-8473-2460</p> <p><b>China - Qingdao</b> Tel: 86-532-8502-7355</p> <p><b>China - Shanghai</b> Tel: 86-21-3326-8000</p> <p><b>China - Shenyang</b> Tel: 86-24-2334-2829</p> <p><b>China - Shenzhen</b> Tel: 86-755-8864-2200</p> <p><b>China - Suzhou</b> Tel: 86-186-6233-1526</p> <p><b>China - Wuhan</b> Tel: 86-27-5980-5300</p> <p><b>China - Xian</b> Tel: 86-29-8833-7252</p> <p><b>China - Xiamen</b> Tel: 86-592-2388138</p> <p><b>China - Zhuhai</b> Tel: 86-756-3210040</p>	<p><b>India - Bangalore</b> Tel: 91-80-3090-4444</p> <p><b>India - New Delhi</b> Tel: 91-11-4160-8631</p> <p><b>India - Pune</b> Tel: 91-20-4121-0141</p> <p><b>Japan - Osaka</b> Tel: 81-6-6152-7160</p> <p><b>Japan - Tokyo</b> Tel: 81-3-6880-3770</p> <p><b>Korea - Daegu</b> Tel: 82-53-744-4301</p> <p><b>Korea - Seoul</b> Tel: 82-2-554-7200</p> <p><b>Malaysia - Kuala Lumpur</b> Tel: 60-3-7651-7906</p> <p><b>Malaysia - Penang</b> Tel: 60-4-227-8870</p> <p><b>Philippines - Manila</b> Tel: 63-2-634-9065</p> <p><b>Singapore</b> Tel: 65-6334-8870</p> <p><b>Taiwan - Hsin Chu</b> Tel: 886-3-577-8366</p> <p><b>Taiwan - Kaohsiung</b> Tel: 886-7-213-7830</p> <p><b>Taiwan - Taipei</b> Tel: 886-2-2508-8600</p> <p><b>Thailand - Bangkok</b> Tel: 66-2-694-1351</p> <p><b>Vietnam - Ho Chi Minh</b> Tel: 84-28-5448-2100</p>	<p><b>Austria - Wels</b> Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p><b>Denmark - Copenhagen</b> Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p><b>Finland - Espoo</b> Tel: 358-9-4520-820</p> <p><b>France - Paris</b> Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p><b>Germany - Garching</b> Tel: 49-8931-9700</p> <p><b>Germany - Haan</b> Tel: 49-2129-3766400</p> <p><b>Germany - Heilbronn</b> Tel: 49-7131-72400</p> <p><b>Germany - Karlsruhe</b> Tel: 49-721-625370</p> <p><b>Germany - Munich</b> Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p><b>Germany - Rosenheim</b> Tel: 49-8031-354-560</p> <p><b>Israel - Ra'anana</b> Tel: 972-9-744-7705</p> <p><b>Italy - Milan</b> Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p><b>Italy - Padova</b> Tel: 39-049-7625286</p> <p><b>Netherlands - Drunen</b> Tel: 31-416-690399 Fax: 31-416-690340</p> <p><b>Norway - Trondheim</b> Tel: 47-72884388</p> <p><b>Poland - Warsaw</b> Tel: 48-22-3325737</p> <p><b>Romania - Bucharest</b> Tel: 40-21-407-87-50</p> <p><b>Spain - Madrid</b> Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p><b>Sweden - Gothenberg</b> Tel: 46-31-704-60-40</p> <p><b>Sweden - Stockholm</b> Tel: 46-8-5090-4654</p> <p><b>UK - Wokingham</b> Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>