



ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089
<http://www.nteinc.com>

NTE74LS73 Integrated Circuit TTL – Dual J-K Flip-Flop with Clear

Description:

The NTE74LS73 is a dual J-K flip-flop in a 14-Lead plastic DIP type package that contains two independent negative-edge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the \overline{Q} output high.

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V_{CC}	7V
Input Voltage	7V
Operating Temperature Range, T_A	0°C to +70°C
Storage Temperature Range, T_{stg}	-65°C to +150°C

Note 1. Unless otherwise specified, all voltages are referenced to GND.

Recommended Operating Conditions:

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
High-Level Input Voltage	V_{IH}	2	–	–	V
Low-Level Input Voltage	V_{IL}	–	–	0.8	V
High-Level Output Current	I_{OH}	–	–	-0.4	mA
Low-Level Output Current	I_{OL}	–	–	8.0	mA
Clock Frequency	f_{clock}	0	–	30	MHz
Pulse Duration CLK High	t_w	20	–	–	ns
CLR Low		20	–	–	ns
Setup Time Before CLK ↓ Data High or Low	t_{su}	20	–	–	ns
CLR Inactive		20	–	–	ns
Hold Time Data After CLK ↓	t_h	0	–	–	ns
Operating Temperature Range	T_A	0	–	+70	°C

Electrical Characteristics: (Note 2, Note 3)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input Clamp Voltage	V_{IK}	$V_{CC} = \text{MIN}$, $I_I = -18\text{mA}$	–	–	-1.5	V	
High Level Output Voltage	V_{OH}	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = \text{MAX}$, $I_{OH} = -0.4\text{mA}$	2.7	3.4	–	V	
Low Level Output Voltage	V_{OL}	$V_{CC} = \text{MIN}$, $V_{IH} = 2V$, $V_{IL} = \text{MAX}$	$I_{OL} = 4\text{mA}$	–	0.25	0.4	V
Input Current J or K	I_I	$V_{CC} = \text{MAX}$, $V_I = 7V$	–	–	0.1	mA	
$\overline{\text{CLR}}$					0.3		
$\overline{\text{CLK}}$					0.4		
High-Level Input Current J or K	I_{IH}	$V_{CC} = \text{MAX}$, $V_I = 2.7V$	–	–	20	μA	
$\overline{\text{CLR}}$					60		
$\overline{\text{CLK}}$					80		
Low-Level Input Current J or K	I_{IL}	$V_{CC} = \text{MAX}$, $V_I = 0.4V$	–	–	-0.4	mA	
$\overline{\text{CLR}}$ or $\overline{\text{CLK}}$					-0.8		
Short-Circuit Output Current	I_{OS}	$V_{CC} = \text{MAX}$, Note 4, Note 5	-20	–	-100	mA	
Supply Current	I_{CC}	$V_{CC} = \text{MAX}$, Note 6	–	4	6	mA	

Note 2. For conditions shown as MIN or MAX, use the appropriate value specified under "Recommended Operation Conditions".

Note 3. All typical values are at $V_{CC} = 5V$, $T_A = +25^\circ\text{C}$.

Note 4. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

Note 5. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with $V_O = 2.125V$ with the minimum and maximum limits reduced to one half of their stated values.

Note 6. With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

Switching Characteristics: ($V_{CC} = 5V$, $T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Maximum Clock Frequency	f_{max}	$R_L = 2k\Omega$, $C_L = 15\text{pF}$	30	45	–	MHz
Propagation Delay Time (From $\overline{\text{CLR}}$ or CLK Input to Q or \overline{Q} Output)	t_{PHL} , t_{PLH}		–	15	20	ns

Function Table:

Inputs				Outputs	
$\overline{\text{CLR}}$	$\overline{\text{CLK}}$	J	K	Q	\overline{Q}
L	X	X	X	L	H
H	↓	L	L	Q_0	\overline{Q}_0
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	
H	H	X	X	Q_0	Q_0

Pin Connection Diagram

