

Product Change Notification - SYST-10VKBQ169

Date:

11 Jul 2019

Product Category:

8-bit Microcontrollers

Affected CPNs:

|大||登|

Notification subject:

ERRATA - PIC16(L)F15324/44 Family Silicon Errata and Data Sheet Clarification

Notification text:

SYST-10VKBQ169

Microchip has released a new DeviceDoc for the PIC16(L)F15324/44 Family Silicon Errata and Data Sheet Clarification of devices. If you are using one of these devices please read the document located at PIC16(L)F15324/44 Family Silicon Errata and Data Sheet Clarification.

Notification Status: Final

Description of Change: Updated Table 1, Table 2 and section 1. Added new section 3, section 4 and section 5. Added section 6. Other minor corrections.

Data Sheet Clarifications:

Added Module 1: Table 36.3 Instruction Set

Impacts to Data Sheet: None

Reason for Change: To Improve Productivity

Change Implementation Status: Complete

Date Document Changes Effective: 11 Jul 2019

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A Attachment(s):

PIC16(L)F15324/44 Family Silicon Errata and Data Sheet Clarification

Please contact your local <u>Microchip sales office</u> with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN home page</u> select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

PIC16F15324-E/7NVAO

PIC16F15324-E/JQ

PIC16F15324-E/JQV04

PIC16F15324-E/JQVAO

PIC16F15324-E/P

PIC16F15324-E/SL

PIC16F15324-E/SLVAO

PIC16F15324-E/ST

PIC16F15324-I/7N

PIC16F15324-I/7NVAO

PIC16F15324-I/JQ

PIC16F15324-I/P

PIC16F15324-I/SL

PIC16F15324-I/SLC02

PIC16F15324-I/SLVAO

PIC16F15324-I/ST

PIC16F15324T-E/7NVAO

PIC16F15324T-E/JQVAO

PIC16F15324T-E/SL

PIC16F15324T-E/SLVAO

PIC16F15324T-E/ST

PIC16F15324T-E/STVAO

PIC16F15324T-I/7N

PIC16F15324T-I/7NV01

PIC16F15324T-I/7NV02

PIC16F15324T-I/7NVAO

PIC16F15324T-I/JQ

PIC16F15324T-I/SL

PIC16F15324T-I/SLC02

PIC16F15324T-I/ST

PIC16F15344-E/GZ

PIC16F15344-E/P

PIC16F15344-E/SO

PIC16F15344-E/SS

PIC16F15344-I/GZ

PIC16F15344-I/ML

PIC16F15344-I/MLC01

PIC16F15344-I/MLVAO

PIC16F15344-I/P

PIC16F15344-I/SO

PIC16F15344-I/SS

PIC16F15344T-E/SS

PIC16F15344T-E/SSVAO

PIC16F15344T-I/GZ

PIC16F15344T-I/ML

PIC16F15344T-I/MLC01

Date: Thursday, July 11, 2019

SYST-10VKBQ169 - ERRATA - PIC16(L)F15324/44 Family Silicon Errata and Data Sheet Clarification

PIC16F15344T-I/MLVAO

PIC16F15344T-I/SO

PIC16F15344T-I/SS

PIC16LF15324-E/JQ

PIC16LF15324-E/P

PIC16LF15324-E/SL

PIC16LF15324-E/ST

PIC16LF15324-I/JQ

PIC16LF15324-I/P

PIC16LF15324-I/SL

PIC16LF15324-I/ST PIC16LF15324T-I/JQ

PIC16LF15324T-I/SL

PIC16LF15324T-I/ST

PIC16LF15324T-I/STV03

PIC16LF15324T-I/STVAO

PIC16LF15344-E/GZ

PIC16LF15344-E/P

PIC16LF15344-E/SO

PIC16LF15344-E/SS

PIC16LF15344-I/GZ

PIC16LF15344-I/P

PIC16LF15344-I/SO

PIC16LF15344-I/SS

PIC16LF15344T-I/GZ

PIC16LF15344T-I/SO

PIC16LF15344T-I/SS

Date: Thursday, July 11, 2019



PIC16(L)F15324/44

PIC16(L)F15324/44 Family Silicon Errata and Data Sheet Clarification

The PIC16(L)F15324/44 family devices that you have received conform functionally to the current Device Data Sheet (DS40001889**B**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC16(L)F15324/44 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A3).

Data Sheet clarifications and corrections start on page 5, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
 - b) For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug**Tool Status icon ().
- Depending on the development tool used, the part number and Device Revision ID value appear in the Output window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC16(L)F15324/44 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽²⁾				
Part Number	Device iD.	A1	А3			
PIC16F15324	30C2h	2001h	2003h			
PIC16LF15324	30C3h	2001h	2003h			
PIC16F15344	30C4h	2001h	2003h			
PIC16LF15344	30C5h	2001h	2003h			

- **Note 1:** The Device IDs (DEVID and DEVREV) are located at addresses 8006h and 8005h, respectively. They are shown in hexadecimal in the format "DEVID DEVREV".
 - **2:** Refer to the "PIC16(L)F153XX Memory Programming Specification" (DS40001838) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary		cted sions
		Number		A 1	А3
	SMBus	1.1	The maximum V _{IL} level changes when V _{DD} is below 4.0V at 125°C.	Х	
Electrical Specifications	Fixed Voltage Reference (FVR) Accuracy	1.2	Fixed Voltage Reference (FVR) output tolerance may be higher than specified at temperatures below -20°C.		×
	Minimum VDD Specification for LF Devices	1.3	VDD Min for LF devices is 2.0V.	X	х
Master Synchronous Serial Port (MSSP)	SPI Slave mode	2.1	SSPBUF transmit shift register may be corrupted under certain conditions.	Х	
Nonvolatile Memory	WRERR Bit Operation	3.1	When performing a NVM high-voltage operation, if a Reset is issued in the middle of the operation, the WRERR bit is set. Then, if the user clears the WRERR bit and a Reset occurs again, this sets the WRERR bit because the internal latch has not been cleared earlier.	Х	
Windowed Watch- dog Timer (WWDT)	Window Operation in DOZE mode	4.1	Window feature of the WWDT does not operate correctly in DOZE mode.	Х	
Timer0	Timer0 Clock Source 5.1 Operation of Timer0 is incorrect when Fosc/4 is used as the clock source.		Х		
Reference Clock Output Module (CLKR)	CLKR Output	6.1	First output pulse of reference clock output module is incorrect when CLKREN is enabled	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A3).

1. Module: Electrical Specifications

1.1 SMBus 2.0 VIL Level

At 125°C when the VDD voltage level supplied to the device is 4.0V and above, the maximum SMBus 2.0 voltage level for the VIL parameter is 0.8V. When VDD drops below 4.0V, the maximum SMBus voltage level for VIL drops to 0.7V. This issue applies to extended temperature devices only.

Work around

None.

Affected Silicon Revisions

A 1	А3			
Χ				

1.2 Fixed Voltage Reference (FVR) Accuracy

At temperatures below -20°C, the output voltage for the FVR may be greater than the levels specified in the data sheet. This will apply to all three gain amplifier settings, (1X, 2X, 4X). The affected parameter numbers found in the data sheet are: FVR01 (1X gain setting), FVR02 (2X gain setting), and FVR03 (4X gain setting).

Work around

At temperatures above -20°C, the stated tolerances in the data sheet remain in effect. Operate the FVR only at temperatures above -20°C.

Affected Silicon Revisions

A 1	А3			
Χ	Χ			

1.3 Min VDD Specification for LF Devices

Nonvolatile memory (NVM) access on LF devices may not work when operating at temperatures between -40°C and +25°C and VDD levels below 2.0V. VDD_MIN for parameter (D002) is 2.0V for temperatures between -40°C and 25°C.

Work around

None.

Affected Silicon Revisions

A 1	А3			
Х	Х			

2. Module: Master Synchronous Serial Port (MSSP)

2.1 SSPBUF may become corrupted

When operating in SPI Slave mode, if the incoming SCK clock signal arrives during any of the conditions below, the SSPBUF transmit shift register may become corrupted. The transmitted slave byte cannot be guaranteed to be correct, and the state of the WCOL bit may or may not indicate a write collision.

These conditions include:

- A write to an SFR
- · A write to RAM following an SFR read
- · A write to RAM prior to an SFR read

Work around

Method 1 (Interrupt Based Using SS):

- Connect the SS line to both the SS input and either an INT or IOC input pin.
- Enable INT or IOC interrupts (interrupt on falling edge if available, otherwise check that SS == 0 when the interrupt occurs).
- 3. Load SSPBUF with the data to be transmitted.
- Continue program execution.
- When the Interrupt Service Routine (ISR) is invoked, do either of the following:
 - Add a delay that ensures the first SCK clock will be complete, or
 - Poll SSPSTAT.BF (while(BF == 0)) and wait for the transmission/reception to complete.

Once either of these are complete, it is safe to return to program execution.

Method 2 (Bit Polling Based Using SS):

- 1. Load SSPBUF with the data to be transmitted.
- 2. Poll the SS line and wait for the SS to go active (while(!PORTx.nSS == 0)).
- When SS is active (SS == 0), do either of the following:
 - Add a delay that ensures the first SCK clock will be complete, or
 - Poll SSPSTAT.BF (while(BF == 0)), and wait for the transmission/reception to complete. Once one of these two methods are complete, it is safe to return to program execution.

Method 3 (SS not Available):

1. Load SSPBUF with the data to be transmitted.

2. Poll SSPSTAT.BF (while(BF == 0)), and wait for the transmission/reception to complete.

Affected Silicon Revisions

1	\1	А3			
	Χ				

3. Module: Nonvolatile Memory

3.1 WRERR Bit Operation

When a Reset is issued while an NVM high-voltage operation is in progress, the WRERR bit of the NVMCON1 register is set as expected. After clearing the WRERR bit, if a Reset occurs, the WRERR bit is set again regardless of whether an NVM operation is in progress or not. A successful write operation will clear the WRERR condition.

Work around

None.

Affected Silicon Revisions

A 1	А3			
Χ				

4. Module: Windowed Watchdog Timer (WWDT)

4.1 Window Feature of the WWDT does not Operate Correctly in DOZE Mode

When the Windowed mode of operation is enabled in DOZE mode, a window violation error is issued even though the window is open and has been armed. This condition occurs only when the window size is set to a value other than 100% open.

Work around

- Use the Windowed mode of operation in any other mode than DOZE. If disabling the DOZE mode is not an option, use the WWDT module without the window being enabled.
- If the device is in DOZE mode, perform the arming process for the window in NORMAL mode, and return to the DOZE mode.
- If there is an ISR in the application code, the arming within the window can be done inside the ISR with the ROI bit of the CPUDOZE register being set.

Affected Silicon Revisions

A1	А3			
Χ				

5. Module: Timer0

5.1 Operation of Timer0 is Incorrect when Fosc/ 4 is Used as the Clock Source

Clearing the TOASYNC bit in the TOCON1 register when Timer0 is configured to use Fosc/4 may cause incorrect behavior. This issue is only valid when Fosc/4 is used as the clock source.

Work around

Set the T0ASYNC bit in the T0CON1 register when using Fosc/4 as the Timer0 clock.

Affected Silicon Revisions

A1	А3			
Χ				

6. Module: Reference Clock Output Module (CLKR)

6.1 First Output Pulse of Reference Clock Output Module is Incorrect When CLKREN is Enabled

If CLKREN bit is set by the user, the number of input clock cycles taken to generate the reference clock output might vary by one cycle due to a race condition. This condition occurs only if LCx_out or NCOx_out are the inputs (CLKRCLK bits) to the CLKR module.

Work around

Ignore the first output pulse of the CLKR output signal.

Affected Silicon Revisions

A1	А3			
Х	Х			

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001889**B**):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Table 36.3 Instruction Set Literal Operations

LITERAL (LITERAL OPERATIONS										
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z			
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z			
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z			
MOVLB	k	Move literal to BSR	1	00	0001	01kk	kkkk				
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk				
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk				
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z			
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z			

APPENDIX A: DOCUMENT REVISION HISTORY

Rev B Document (7/2019)

Updated Table 1, Table 2 and section 1. Added new section 3, section 4 and section 5. Added section 6. Other minor corrections.

Data Sheet Clarifications:

Added Module 1: Table 36.3 Instruction Set

Rev A Document (3/2017)

Initial release of this document.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4764-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200 Malaysia - Kuala Lumpur

Tel: 60-3-7651-7906 Malaysia - Penang

Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286 **Netherlands - Drunen** Tel: 31-416-690399

Fax: 31-416-690340 **Norway - Trondheim** Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820