



## **PGA103**

# Programmable Gain AMPLIFIER

## **FEATURES**

- DIGITALLY PROGRAMABLE GAINS: G=1, 10, 100V/V
- CMOS/TTL-COMPATIBLE INPUTS
- LOW GAIN ERROR: ±0.05% max, G=10
- LOW OFFSET VOLTAGE DRIFT: 2µV/°C
- LOW QUIESCENT CURRENT: 2.6mA
- LOW COST
- 8-PIN PLASTIC DIP, SO-8 PACKAGES

## **APPLICATIONS**


- DATA ACQUISITION SYSTEMS
- GENERAL PURPOSE ANALOG BOARDS
- MEDICAL INSTRUMENTATION

## DESCRIPTION

The PGA103 is a programmable-gain amplifier for general purpose applications. Gains of 1, 10, or 100 are digitally selected by two CMOS/TTL-compatible inputs. The PGA103 is ideal for systems that must handle wide dynamic range signals.

The PGA103's high speed circuitry provides fast settling time, even at G=100 (8 $\mu$ s to 0.01%). Bandwidth is 250kHz at G=100, yet quiescent current is only 2.6mA. It operates from  $\pm 4.5$ V to  $\pm 18$ V power supplies.

The PGA103 is available in 8-pin plastic DIP and SO-8 surface-mount packages, specified for the -40°C to +85°C temperature range.



## **SPECIFICATIONS**

## **ELECTRICAL**

 $\rm T_{_A}$  = +25°C,  $\rm V_{_S}$  =  $\pm 15$  V,  $\rm R_{_L}$  = 2k $\Omega$  unless otherwise specified.

		PGA103P, U			1	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
INPUT						
Offset Voltage, RTI						
G = 1	$T_A = +25$ °C		±200	±1500	μV	
G = 10			±100	±500	μV	
G = 100			±100	±500	μV	
vs Temperature	$T_A = T_{MIN}$ to $T_{MAX}$					
G = 1			±5		μV/°C	
G = 10			±2		μV/°C	
G = 100			±2		μV/°C	
vs Power Supply	$V_s = \pm 4.5 V \text{ to } \pm 18 V$				· .	
G = 1			30	70	μV/V	
G = 10			10	35	μV/V	
G = 100			10	35	μV/V	
Impedance			108    2		Ω    pF	
INPUT BIAS CURRENT			- "		111	
Initial Bias Current			±50	±150	nA	
vs Temperature			±100	±130	pA/°C	
-	0 400 5 00		±100		ρ <i>λ</i> / C	
NOISE VOLTAGE, RTI	$G = 100, R_s = 0\Omega$					
f = 10Hz		1	16		nV/√Hz	
f = 100Hz		1	11		nV/√Hz	
f = 1kHz			11		nV/√Hz	
$f_B = 0.1Hz$ to 10Hz			0.6		μVр-р	
NOISE CURRENT						
f = 10Hz			2.8		pA/√Hz	
f = 1kHz			0.3		pA/√Hz	
$f_B = 0.1Hz$ to $10Hz$			76		рАр-р	
GAIN						
Gain Error						
G = 1			±0.005	±0.02	%	
G = 10			±0.003	±0.02	% %	
G = 10 G = 100			±0.02 ±0.04		% %	
			±0.04	±0.2	70	
Gain vs Temperature G = 1			12		nnm/°C	
			±2		ppm/°C	
G = 10			±10		ppm/°C	
G = 100			±30		ppm/°C	
Nonlinearity			10.004	10.000	0/ -/ 500	
G = 1			±0.001	±0.003	% of FSR	
G = 10			±0.002	±0.005	% of FSR	
G = 100			±0.004	±0.01	% of FSR	
OUTPUT						
Voltage, Positive		(V+) −3.5	(V+) -2.5		V	
Negative		(V-) +3.5	(V-) +2.5		V	
Load Capacitance, max			1000		pF	
Short-Circuit Current			±25		mA	
FREQUENCY RESPONSE						
Bandwidth, –3dB						
G = 1			1.5		MHz	
G = 10			750		kHz	
G = 100		1	250		kHz	
Slew Rate	V <sub>o</sub> = ±10V	1	9		V/µs	
Settling Time, 0.1%	V 0 - ±10 V				Ι ,μο	
G = 1			2		μs	
G = 10		1	2.2		μs	
G = 10 G = 100		1	6.5			
Settling Time, 0.01%			0.5		μs	
G = 1		1	2.5			
G = 1 G = 10		1			μs	
G = 10 G = 100		1	2.5		μs	
	E00/ O		8		μs	
Overload Recovery	50% Overdrive		2.5		μs	
DIGITAL LOGIC INPUTS						
Digital Low Voltage		-5.6		0.8	V	
Digital Low or High Current			1		μΑ	
Digital High Voltage		2	1	V+	V	




## **SPECIFICATIONS** (CONT)

#### **ELECTRICAL**

 $T_A$  = +25°C,  $V_S$  = ±15V,  $R_L$  = 2k $\Omega$  unless otherwise specified.

		PGA103P, U			
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY Voltage Range Current	$V_{IN} = 0V$	±4.5	±15 ±2.6	±18 ±3.5	V mA
TEMPERATURE RANGE Specification Operating $\theta_{\text{JA}}$ · P or U Package		-40 -40	100	+85 +125	°C °C °C/W

#### **PIN CONFIGURATION**



#### **ORDERING INFORMATION**

MODEL	PACKAGE	TEMPERATURE RANGE	
PGA103P	8-Pin Plastic DIP	-40°C to +85°C	
PGA103U	SO-8 Surface-Mount	-40°C to +85°C	

## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	±18V
Analog Input Voltage Range	V– to V+
Logic Input Voltage Range	V– to V+
Output Short Circuit (to ground)	Continuous
Operating Temperature	40°C to +125°C
Storage Temperature	40°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering,10s)	+300°C
1	


#### **PACKAGE INFORMATION**

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
PGA103P	8-Pin Plastic DIP	006
PGA103U	SO-8 Surface-Mount	182

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

#### **DICE INFORMATION**



**PGA103 DIE TOPOGRAPHY** 

PAD	FUNCTION	
1	A <sub>0</sub>	
2	$A_1$	
3A, 3B, 3C <sup>(1)</sup>	Ground	
4A, 4B, 4C <sup>(2)</sup>	V <sub>IN</sub>	
6	V-	
7	Vo	
8	V+	

NC: No Connection

NOTES: (1) Connect all three indicated pads. (2) Connect all three indicated pads.


Substrate Bias: Internally connected to V- power supply.


## **MECHANICAL INFORMATION**

	MILS (0.001")	MILLIMETERS
Die Size	69 x 105 ±5	1.75 x 2.67 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.1 x 0.1
Backing		Gold

## TYPICAL PERFORMANCE CURVES


 $T_A = +25$ °C,  $V_S = \pm 15$ V unless otherwise noted.








## TYPICAL PERFORMANCE CURVES (CONT)


 $T_A$  = +25°C,  $V_S$  = ±15V unless otherwise noted.












## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the PGA103. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.



accuracy—see text.

FIGURE 1. Basic Connections.

The input and output are referred to the ground terminal, pin 3. This must be a low-impedance connection to assure good gain accuracy. A resistance of  $0.1\Omega$  in series with the ground pin will cause the gain in G=100 to decrease by approximately 0.2%.

#### **DIGITAL INPUTS**

The digital inputs,  $A_0$  and  $A_1$ , select the gain according to the logic table in Figure 1. The digital inputs interface directly to common CMOS and TTL logic components. The logic inputs are referenced to the ground terminal, pin 3.

The logic table in Figure 1 shows that logic "1" on both A<sub>0</sub> and A<sub>1</sub> is invalid. This logic code will not cause damage, but the amplifier output will not be predictable while this code is selected. The output will recover when a valid code is selected.

The digital inputs are not latched, so a change in logic inputs immediately selects a new gain. Switching time of the logic is approximately 0.5 µs. The time to respond to gain change is equal to the switching time plus the time it takes the amplifier to settle to a new output voltage in the newly selected gain (see settling time specifications).

Many applications use an external logic latch to access gain control signals from a high speed data bus. Using an external latch isolates the high speed digital bus from sensitive analog circuitry. Locate the latch circuitry as far as practical from analog circuitry to avoid coupling digital noise into the analog circuitry.



Some applications select gain of the PGA103 with switches or jumpers. Figure 2 shows pull-up resistors connected to assure a noise-free logic "1" when the switch or jumper is off or open. Fixed-gain applications can connect the logic inputs directly to V+ or ground (or other valid logic level) without a series resistor.




FIGURE 2. Switch or Jumper-Selected Gains.

#### **OFFSET TRIMMING**

Offset voltage is laser-trimmed to typically less than 200µV (referred to input) in all three gains. The input-referred offset voltage can be different for each gain.




FIGURE 3. Offset Voltage Trim Circuit.

Figure 3 shows a circuit used to trim the offset voltage of the PGA103. An op amp buffers the trim voltage to provide a low impedance at the ground terminal. This is required to maintain accurate gain. Remember that the logic inputs, A<sub>0</sub> and A<sub>1</sub>, are referenced to this ground connection, so the logic threshold voltage will be affected by the trim voltage. This is insignificant if the offset adjustment is used only to trim offset voltage. If a large offset is used (greater than 0.1V), be sure that the logic input signals provide valid logic levels when referred to the voltage at the ground terminal, pin 3.




FIGURE 5. Wide Input Voltage Range Amplifer.

FIGURE 4. Programmable Gain Instrumentation Amplifier.




FIGURE 6. Instrumentation Amplifier with Programmable Gain Output Amp.



#### PACKAGE OPTION ADDENDUM

3-Mar-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	_	kage Eco Pla ty	an <sup>(2)</sup> Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
PGA103P	OBSOLETE	PDIP	Р	8	TBI	Call TI	Call TI
PGA103U	ACTIVE	SOIC	D	8 10	00 Pb-F (RoF		Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated