


Sample &

Buy





Reference

Design

SBOS516E - SEPTEMBER 2010 - REVISED JUNE 2015

# OPAx171 36-V, Single-Supply, SOT553, General-Purpose Operational Amplifiers

Technical


Documents

## 1 Features

- Supply Range: 2.7 to 36 V, ±1.35 V to ±18 V
- Low Noise: 14 nV/√Hz
- Low Offset Drift: ±0.3 µV/°C (Typical)
- RFI Filtered Inputs
- Input Range Includes the Negative Supply
- Input Range Operates to Positive Supply
- Rail-to-Rail Output
- Gain Bandwidth: 3 MHz
- Low Quiescent Current: 475 µA per Amplifier
- High Common-Mode Rejection: 120 dB (Typical)
- Low-Input Bias Current: 8 pA
- Industry-Standard Packages:
  - 8-Pin SOIC
  - 8-Pin MSOP
  - 14-Pin TSSOP
- microPackages:
  - Single in SOT553
  - Dual in VSSOP-8

## 2 Applications

- Tracking Amplifier in Power Modules
- Merchant Power Supplies
- Transducer Amplifiers
- Bridge Amplifiers
- Temperature Measurements
- Strain Gauge Amplifiers
- Precision Integrators
- Battery-Powered Instruments
- Test Equipment



## Offset Voltage vs Common-Mode Voltage

## 3 Description

Tools &

Software

The OPA171, OPA2171, and OPA4171 (OPAx171) are a family of 36-V, single-supply, low-noise operational amplifiers with the ability to operate on supplies ranging from 2.7 V ( $\pm$ 1.35 V) to 36 V ( $\pm$ 18 V). These devices are available in micro-packages and offer low offset, drift, and bandwidth with low quiescent current. The single, dual, and quad versions all have identical specifications for maximum design flexibility.

Support &

Community

2.2


Unlike most operational amplifiers, which are specified at only one supply voltage, the OPAx171 family is specified from 2.7 to 36 V. Input signals beyond the supply rails do not cause phase reversal. The OPAx171 family is stable with capacitive loads up to 300 pF. The input can operate 100 mV below the negative rail and within 2 V of the top rail during normal operation. These devices can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail.

The OPAx171 series of operational amplifiers are specified from  $-40^{\circ}$ C to 125°C.

Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA171	SOT23 (5)	1.60 mm × 2.90 mm
OPA2171	SOIC (8)	3.90 mm × 4.90 mm
OPA4171	TSSOP (14)	4.40 mm × 5.00 mm
OPA4171	SOIC (14)	3.90 mm × 8.65 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## Offset Voltage vs Power Supply

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Page

Page

Page

STRUMENTS

XAS

## **Table of Contents**

1	Feat	tures 1						
2	Арр	lications 1						
3	Description 1							
4	Rev	ision History 2						
5	Pin	Configuration and Functions 3						
6	Spe	cifications5						
	6.1	Absolute Maximum Ratings 5						
	6.2	ESD Ratings5						
	6.3	Recommended Operating Conditions 5						
	6.4	Thermal Information: OPA171 6						
	6.5	Thermal Information: OPA2171 6						
	6.6	Thermal Information: OPA4171 6						
	6.7	Electrical Characteristics7						
	6.8	Typical Characteristics 9						
7	Deta	ailed Description 16						
	7.1	Overview 16						
	7.2	Functional Block Diagram 16						

	7.3	Feature Description	16
	7.4	Device Functional Modes	18
8	Appl	ication and Implementation	19
	8.1	Application Information	19
	8.2	Typical Application	20
9	Pow	er Supply Recommendations	23
10	Layo	out	23
	10.1	Layout Guidelines	23
	10.2	Layout Example	23
11	Devi	ice and Documentation Support	24
	11.1	Related Links	
	11.2	Community Resources	24
	11.3	Trademarks	24
	11.4	Electrostatic Discharge Caution	24
	11.5	Glossary	24
12		hanical, Packaging, and Orderable mation	24

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (September 2012) to Revision E
--------------------------------------------------------

•	Changed device title (removed "Value Line Series")	. 1
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1

#### Changes from Revision C (June 2011) to Revision D

• /	Added "Value Line Series" to title	l
-----	------------------------------------	---

#### Changes from Revision B (November 2010) to Revision C


<ul> <li>Added MSOP-8 package to device graphic</li></ul>			
<ul> <li>Added MSOP-8 package to Product Family table</li> <li>Updated pinout configurations for OPA2171 and OPA4171</li> <li>Updated format of thermal information tables</li> <li>Added MSOP-8 package to OPA2171 Thermal Information table</li> <li>Added new row for Voltage Output Swing from Rail parameter to <i>Output</i> subsection of <i>Electrical Characteristics</i></li> <li>Changed Voltage Output Swing from Rail parameter to over temperature in <i>Output</i> subsection of <i>Electrical Characteristics</i></li> </ul>	•	Added MSOP-8 package to device graphic	. 1
<ul> <li>Updated pinout configurations for OPA2171 and OPA4171</li> <li>Updated format of thermal information tables</li></ul>	•	Added MSOP-8 package to Features bullets	. 1
<ul> <li>Updated format of thermal information tables</li></ul>	•	Added MSOP-8 package to Product Family table	. 1
<ul> <li>Added MSOP-8 package to OPA2171 Thermal Information table</li> <li>Added new row for Voltage Output Swing from Rail parameter to <i>Output</i> subsection of <i>Electrical Characteristics</i></li> <li>Changed Voltage Output Swing from Rail parameter to over temperature in <i>Output</i> subsection of <i>Electrical Characteristics</i></li></ul>	•	Updated pinout configurations for OPA2171 and OPA4171	. 3
<ul> <li>Added new row for Voltage Output Swing from Rail parameter to <i>Output</i> subsection of <i>Electrical Characteristics</i></li></ul>	•	Updated format of thermal information tables	. 6
Changed Voltage Output Swing from Rail parameter to over temperature in <i>Output</i> subsection of <i>Electrical Characteristics</i>	•	Added MSOP-8 package to OPA2171 Thermal Information table	. 6
Characteristics	•	Added new row for Voltage Output Swing from Rail parameter to Output subsection of Electrical Characteristics	. 7
Changed Figure 9	•		. 7
	•	Changed Figure 9	10

# Changes from Revision A (November, 2010) to Revision B Page • Changed input offset voltage specification 7 • Changed input offset voltage, over temperature specification 7 • Changed quiescent current per amplifier, over temperature specification 8


Copyright © 2010-2015, Texas Instruments Incorporated



## 5 Pin Configuration and Functions








(1) No internal connection.

#### D, DCU, and DGK Packages: OPA2171 SO-8, VSSOP-8, and MSOP-8 **Top View** 0 OUT A 8 V+ 1 –IN A 2 7 OUT B +IN A 3 6 –IN B V– 5 +IN B 4





#### **Pin Functions: OPA171**

	PIN				DECODIDION
NAME	DRL	DBV	D	I/O	DESCRIPTION
+IN	1	3	3	I	Noninverting input
–IN	3	4	2	I	Inverting input
OUT	4	1	6	0	Output
V+	5	5	7	_	Positive (highest) supply
V–	2	2	4	_	Negative (lowest) supply
NC	_	_	1, 5, 8	_	No internal connection (can be left floating)

#### **Pin Functions: OPA2171**

	PIN				DESCRIPTION
NAME	DCU	DGK	D	I/O	DESCRIPTION
+IN A	3	3	3	I	Noninverting input
+IN B	5	5	5	I	Noinverting input
–IN A	2	2	2	I	Inverting input
–IN B	6	6	6	0	Inverting input
OUT A	1	1	1	0	Output
OUT B	7	7	7	—	Output

Copyright © 2010–2015, Texas Instruments Incorporated

#### OPA171, OPA2171, OPA4171 SBOS516E – SEPTEMBER 2010 – REVISED JUNE 2015

NSTRUMENTS

ÈXAS

www.ti.com

Pin Functions: OP	A2171 (continued)
-------------------	-------------------

	PIN				DESCRIPTION
NAME	DCU	DGK	D	I/O	DESCRIPTION
V+	8	8	8	—	Positive (highest) supply
V–	4	4	4	_	Negative (lowest) supply

## Pin Functions: OPA4171

PIN		- <i>I</i> /O	DECODIDION	
NAME	DCU	DGK	1/0	DESCRIPTION
+IN A	3	3	I	Noninverting input
+IN B	5	5	I	Noninverting input
+IN C	10	10	I	Noninverting input
+IN D	12	12	I	Noninverting input
–IN A	2	2	I	Inverting input
–IN B	6	6	I	Inverting input
–IN C	9	9	I	Inverting input
–IN D	13	13	I	Inverting input
OUT A	1	1	0	Output
OUT B	7	7	0	Output
OUT C	8	8	0	Output
OUT D	14	14	0	Output
V+	4	4	_	Positive (highest) supply
V–	11	11	_	Negative (lowest) supply

Copyright © 2010–2015, Texas Instruments Incorporated



## 6 Specifications

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.<sup>(1)</sup>

			MIN	MAX	UNIT
Supply voltage			±20		V
Signal input to minolo	Voltage	(V-	–) – 0.5	(V+) + 0.5	V
Signal input terminals	Current		-10	10	mA
Output short circuit <sup>(2)</sup>			Contir	nuous	
Operating temperature			-55	150	°C
Junction temperature				150	°C
Storage temperature			-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	M
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage (V+ – V–)	4.5 (±2.25)	36 (±18)	V
Specified temperature	-40	125	°C

## OPA171, OPA2171, OPA4171

SBOS516E - SEPTEMBER 2010 - REVISED JUNE 2015

www.ti.com

## 6.4 Thermal Information: OPA171

			OPA171			
THERMAL METRIC <sup>(1)</sup>		D (SO)	DBV (SOT23)	DRL (SOT553)	UNIT	
		8 PINS	5 PINS	5 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	149.5	245.8	208.1	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	97.9	133.9	0.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	87.7	83.6	42.4	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	35.5	18.2	0.5	°C/W	
Ψ <sub>ЈВ</sub>	Junction-to-board characterization parameter	89.5	83.1	42.2	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.5 Thermal Information: OPA2171

			OPA2171			
THERMAL METRIC <sup>(1)</sup>		D (SO)	DGK (MSOP)	DCU (VSSOP)	UNIT	
		8 PINS	8 PINS	8 PINS		
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	134.3	175.2	195.3	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	72.1	74.9	59.4	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	22.2	115.1	°C/W	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	18.2	1.6	4.7	°C/W	
Ψ <sub>ЈВ</sub>	Junction-to-board characterization parameter	53.8	22.8	114.4	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.6 Thermal Information: OPA4171

			OPA4171		
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	PW (TSSOP)	UNIT	
			14 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	93.2	106.9	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	51.8	24.4	°C/W	
$R_{\theta J B}$	Junction-to-board thermal resistance	49.4	59.3	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	13.5	0.6	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	42.2	54.3	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6

## 6.7 Electrical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_S = 2.7$  to 36 V,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_{LOAD} = 10 \text{ k}\Omega$  connected to  $V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input offset voltage	V <sub>OS</sub>			0.25	±1.8	mV
Over temperature		$T_A = -40^{\circ}C$ to 125°C		0.3	±2	mV
Drift	dV <sub>OS</sub> /dT	$T_A = -40^{\circ}C$ to 125°C		0.3	±2	µV/°C
vs power supply	PSRR	$V_{\rm S} = 4$ to 36 V, $T_{\rm A} = -40^{\circ}$ C to 125°C		1	±3	μV/V
Channel separation, dc		DC		5		μV/V
INPUT BIAS CURRENT						
Input bias current	I <sub>B</sub>			±8	±15	pА
Over temperature		$T_A = -40^{\circ}C$ to $125^{\circ}C$			±3.5	nA
Input offset current	I <sub>OS</sub>			±4		pА
Over temperature		$T_A = -40^{\circ}C$ to 125°C			±3.5	nA
NOISE						
Input voltage noise		f = 0.1 Hz to 10 Hz		3		$\mu V_{PP}$
Input voltago poigo dopoitu	•	f = 100 Hz		25		nV/√Hz
Input voltage noise density	en	f = 1 kHz		14		nV/√Hz
INPUT VOLTAGE						
Common-mode voltage range <sup>(1)</sup>	$V_{CM}$		(V–) – 0.1 V		(V+) – 2 V	V
Common-mode rejection	CMDD		90	104		dB
ratio	CMRR	$V_{S} = \pm 18V$ , (V–) – 0.1V < $V_{CM}$ < (V+) – 2 V, T <sub>A</sub> = –40°C to 125°C	104	120		dB
INPUT IMPEDANCE						
Differential				100    3		MΩ    pF
Common-mode				6    3		10 <sup>12</sup> Ω ∥ pF
OPEN-LOOP GAIN						
Open-loop voltage gain	A <sub>OL</sub>	$V_{\rm S}$ = 4 V to 36 V, (V–) + 0.35 V < V_{\rm O} < (V+) – 0.35 V, $T_{\rm A}$ = –40°C to 125°C	110	130		dB
FREQUENCY RESPONSE						
Gain bandwidth product	GBP			3.0		MHz
Slew rate	SR	G = +1		1.5		V/µs
		To 0.1%, V <sub>S</sub> = ±18 V, G = +1, 10-V step		6		μs
Settling time	t <sub>S</sub>	To 0.01% (12 bit), $V_S = \pm 18V$ , G = +1, 10V step		10		μs
Overload recovery time		$V_{IN} \times Gain > V_{S}$		2		μs
Total harmonic distortion + noise	THD+N	$G = +1, f = 1kHz, V_O = 3V_{RMS}$		0.0002%		
OUTPUT						
Voltage output swing from rail	Vo	$V_{S} = 5V, R_{L} = 10k\Omega$		30		mV
Over temperature		$R_L$ = 10 kΩ, $A_{OL}$ ≥ 110 dB, $T_A$ = −40°C to 125°C	(V–) + 0.35		(V+) – 0.35	V
Short-circuit current	I <sub>SC</sub>			+25/-35		mA
Capacitive load drive	C <sub>LOAD</sub>		See Typ	oical Charact	eristics	pF
Open-loop output resistance	R <sub>O</sub>	$f = 1MHz, I_O = 0A$		150		Ω

(1) The input range can be extended beyond (V+) – 2V up to V+. See *Typical Characteristics* and *Application and Implementation* for additional information.

## **Electrical Characteristics (continued)**

at  $T_A = 25^{\circ}$ C,  $V_S = 2.7$  to 36 V,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_{LOAD} = 10 \text{ k}\Omega$  connected to  $V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
Specified voltage range	Vs		2.7		36	V
Quiescent current per amplifier	IQ	I <sub>O</sub> = 0A		475	595	μΑ
Over temperature		$I_{O} = 0 \text{ A}, T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			650	μA
TEMPERATURE						
Specified range			-40		125	°C
Operating range			-55		150	°C

Copyright © 2010–2015, Texas Instruments Incorporated





## 6.8 Typical Characteristics

**Table 1. Characteristic Performance Measurements** 


DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4
Offset Voltage vs Common-Mode Voltage (Upper Stage)	Figure 5
Offset Voltage vs Power Supply	Figure 6
I <sub>B</sub> and I <sub>OS</sub> vs Common-Mode Voltage	Figure 7
Input Bias Current vs Temperature	Figure 8
Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
CMRR and PSRR vs Frequency (Referred-to Input)	Figure 10
CMRR vs Temperature	Figure 11
PSRR vs Temperature	Figure 12
0.1-Hz to 10-Hz Noise	Figure 13
Input Voltage Noise Spectral Density vs Frequency	Figure 14
THD+N Ratio vs Frequency	Figure 15
THD+N vs Output Amplitude	Figure 16
Quiescent Current vs Temperature	Figure 17
Quiescent Current vs Supply Voltage	Figure 18
Open-Loop Gain and Phase vs Frequency	Figure 19
Closed-Loop Gain vs Frequency	Figure 20
Open-Loop Gain vs Temperature	Figure 21
Open-Loop Output Impedance vs Frequency	Figure 22
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 23, Figure 24
No Phase Reversal	Figure 25
Positive Overload Recovery	Figure 26
Negative Overload Recovery	Figure 27
Small-Signal Step Response (100 mV)	Figure 28, Figure 29
Large-Signal Step Response	Figure 30, Figure 31
Large-Signal Settling Time (10-V Positive Step)	Figure 32
Large-Signal Settling Time (10-V Negative Step)	Figure 33
Short-Circuit Current vs Temperature	Figure 34
Maximum Output Voltage vs Frequency	Figure 35
Channel Separation vs Frequency	Figure 36

TEXAS INSTRUMENTS












OPA171, OPA2171, OPA4171 SBOS516E – SEPTEMBER 2010 – REVISED JUNE 2015











OPA171, OPA2171, OPA4171 SBOS516E - SEPTEMBER 2010-REVISED JUNE 2015 EXAS STRUMENTS

www.ti.com



14





Texas Instruments


www.ti.com

## 7 Detailed Description

## 7.1 Overview

The OPAx171 family of operational amplifiers provide high overall performance, making them ideal for many general-purpose applications. The excellent offset drift of only 2  $\mu$ V/°C provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and A<sub>OL</sub>. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- $\mu$ F capacitors are adequate.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Operating Characteristics

The OPAx171 family of amplifiers is specified for operation from 2.7 to 36 V ( $\pm$ 1.35 to  $\pm$ 18 V). Many of the specifications apply from –40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in *Typical Characteristics*.

## 7.3.2 Common-Mode Voltage Range

The input common-mode voltage range of the OPAx171 series extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in Table 2.



#### **OPA171, OPA2171, OPA4171** SBOS516E – SEPTEMBER 2010 – REVISED JUNE 2015

#### www.ti.com

#### Feature Description (continued)

#### 7.3.3 Phase-Reversal Protection

The OPAx171 family has an internal phase-reversal protection. Many operational amplifiers exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx171 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 37.




Figure 37. No Phase Reversal

PARAMETER	MIN	TYP	MAX	UNIT
Input Common-Mode Voltage	(V+) – 2		(V+) + 0.1	V
Offset voltage		7		mV
vs Temperature		12		µV/°C
Common-mode rejection		65		dB
Open-loop gain		60		dB
GBW		0.7		MHz
Slew rate		0.7		V/µs
Noise at f = 1kHz		30		nV/√Hz

#### 7.3.4 Capacitive Load and Stability


The dynamic characteristics of the OPAx171-Q1 family of devices have been optimized for commonly encountered operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. Figure 38 and Figure 39 show small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, for details of analysis techniques and application circuits, refer to the *Applications Bulletin AB-028* (SBOA015), available for download from TI.com.

TEXAS INSTRUMENTS

www.ti.com

## OPA171, OPA2171, OPA4171

SBOS516E - SEPTEMBER 2010 - REVISED JUNE 2015



## 7.4 Device Functional Modes

## 7.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the OPAx171 family of devices extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in Table 2.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The OPAx171 operational amplifier provides high overall performance, making it ideal for many general-purpose applications. The excellent offset drift of only 2  $\mu$ V/°C provides excellent stability over the entire temperature range. In addition, the device offers very-good overall performance with high CMRR, PSRR, and A<sub>OL</sub>. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1- $\mu$ F capacitors are adequate.

#### 8.1.1 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins

or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10mA as stated in the *Absolute Maximum Ratings*. Figure 40 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 40. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, highcurrent pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The Zener voltage must be selected such that the diode does not turn on during normal operation.

However, its Zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

Copyright © 2010–2015, Texas Instruments Incorporated

## 8.2 Typical Application




Figure 41. Unity-Gain Buffer With R<sub>ISO</sub> Stability Compensation

#### 8.2.1 Design Requirements

The design requirements are:

- Supply voltage: 30 V (±15 V)
- Capacitive loads: 100 pF, 1000 pF, 0.01 μF, 0.1 μF, and 1 μF
- Phase margin: 45° and 60°

#### 8.2.2 Detailed Design Procedure

Figure 42 shows a unity-gain buffer driving a capacitive load. Equation 1 shows the transfer function for the circuit in Figure 42. Not shown in Figure 42 is the open-loop output resistance of the operational amplifier,  $R_o$ .

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$
(1)

The transfer function in Equation 1 has a pole and a zero. The frequency of the pole ( $f_p$ ) is determined by ( $R_o + R_{ISO}$ ) and  $C_{LOAD}$ . Components  $R_{ISO}$  and  $C_{LOAD}$  determine the frequency of the zero ( $f_z$ ). A stable system is obtained by selecting  $R_{ISO}$  such that the rate of closure (ROC) between the open-loop gain ( $A_{OL}$ ) and 1/ $\beta$  is 20 dB/decade. Figure 42 depicts the concept. The 1/ $\beta$  curve for a unity-gain buffer is 0 dB.




Figure 42. Unity-Gain Amplifier With R<sub>ISO</sub> Compensation




#### **Typical Application (continued)**

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of  $R_o$ . In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and AC gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. Table 3 shows the overshoot percentage and AC gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can be used in place of the OPA171, refer to the Precision Design, *Capacitive Load Drive Solution using an Isolation Resistor* (TIPD128).

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING
45°	23.3%	2.35 dB
60°	8.8%	0.28 dB

#### 8.2.2.1 Capacitive Load and Stability


The dynamic characteristics of the OPAx171 have been optimized for commonly encountered operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. Figure 38 and Figure 39 illustrate graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, refer to *Applications Bulletin AB-028* (SBOA015), available for download from the TI website for details of analysis techniques and application circuits.





#### 8.2.3 Application Curve

The OPA171 meets the supply voltage requirements of 30 V. The OPA171 is tested for various capacitive loads and RISO is adjusted to get an overshoot corresponding to Table 3. The results of the these tests are summarized in Figure 45.





#### **OPA171, OPA2171, OPA4171** SBOS516E – SEPTEMBER 2010 – REVISED JUNE 2015

## 9 Power Supply Recommendations

The OPAx171 family of devices is specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}$ C to  $125^{\circ}$ C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Specifications* section.

#### CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings* table.


Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For detailed information on bypass capacitor placement, see the *Layout Guidelines* section.


## 10 Layout

#### **10.1 Layout Guidelines**

For best operational performance of the device, good printed--circuit board (PCB) layout practices are recommended. Low-loss, 0.1-µF bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

## **10.2 Layout Example**





OPA171, OPA2171, OPA4171

11.1 Related Links

SBOS516E-SEPTEMBER 2010-REVISED JUNE 2015

11 Device and Documentation Support

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA171	Click here	Click here	Click here	Click here	Click here
OPA2171	Click here	Click here	Click here	Click here	Click here
OPA4171	Click here	Click here	Click here	Click here	Click here

## resources, tools and software, and quick access to sample or buy. Table 4. Related Links

The table below lists quick access links. Categories include technical documents, support and community

## 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



4-May-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA171AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	0171A	Samples
OPA171AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OSUI	Samples
OPA171AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OSUI	Samples
OPA171AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O171A	Samples
OPA171AIDRLR	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAP	Samples
OPA171AIDRLT	ACTIVE	SOT-5X3	DRL	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DAP	Samples
OPA2171AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2171A	Samples
OPA2171AIDCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OPOC	Samples
OPA2171AIDCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	OPOC	Samples
OPA2171AIDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ОРМІ	Samples
OPA2171AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ОРМІ	Samples
OPA2171AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2171A	Samples
OPA4171AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA4171	Samples
OPA4171AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA4171	Samples
OPA4171AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4171	Samples
OPA4171AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4171	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





4-May-2017

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA171, OPA2171, OPA4171 :

• Automotive: OPA171-Q1, OPA2171-Q1, OPA4171-Q1

• Enhanced Product: OPA2171-EP

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



4-May-2017

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA171AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA171AIDBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA171AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA171AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA171AIDRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
OPA171AIDRLT	SOT-5X3	DRL	5	250	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
OPA2171AIDCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
OPA2171AIDCUT	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
OPA2171AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2171AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4171AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4171AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2017



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA171AIDBVR	SOT-23	DBV	5	3000	213.0	191.0	35.0
OPA171AIDBVT	SOT-23	DBV	5	250	195.0	200.0	45.0
OPA171AIDBVT	SOT-23	DBV	5	250	223.0	270.0	35.0
OPA171AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA171AIDRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
OPA171AIDRLT	SOT-5X3	DRL	5	250	202.0	201.0	28.0
OPA2171AIDCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
OPA2171AIDCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
OPA2171AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2171AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA4171AIDR	SOIC	D	14	2500	367.0	367.0	38.0
OPA4171AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES:

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α. B. This drawing is subject to change without notice.

🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.





DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated