# Memory FRAM

# 64 K (8 K $\times$ 8) Bit SPI

# MB85RS64V

#### ■ DESCRIPTION

MB85RS64V is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of  $8,192 \text{ words} \times 8 \text{ bits}$ , using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS64V adopts the Serial Peripheral Interface (SPI).

The MB85RS64V is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85RS64V can be used for 10<sup>12</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM. MB85RS64V does not take long time to write data like Flash memories or E<sup>2</sup>PROM, and MB85RS64V takes no wait time.

#### **■ FEATURES**

• Bit configuration :  $8,192 \text{ words} \times 8 \text{ bits}$ 

• Serial Peripheral Interface : SPI (Serial Peripheral Interface)

Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)

Operating frequency
 High endurance
 20 MHz (Max)
 10<sup>12</sup> times / byte

Data retention
 10 years (+ 85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)

Operating power supply voltage : 3.0 V to 5.5 V

Low power consumption : Operating power supply current 1.5 mA (Typ@20 MHz)


Standby current 10 µA (Typ)

Operation ambient temperature range : − 40 °C to + 85 °C

Package : 8-pin plastic SOP (FPT-8P-M02) RoHS compliant




# **■ PIN ASSIGNMENT**



# **■ PIN FUNCTIONAL DESCRIPTIONS**

Pin No.	Pin Name	Functional description
1	<del>CS</del>	Chip Select pin This is an input pin to make chip select. When $\overline{CS}$ is the "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored at this time. When $\overline{CS}$ is the "L" level, device is in select (active) status. $\overline{CS}$ has to be the "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin.
3	WP	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See "■WRITING PROTECT" for detail.
7	HOLD	Hold pin This pin is used to interrupt serial input/output without making chip deselect. When HOLD is the "L" level, hold operation is activated, SO becomes High-Z, and SCK and SI become don't care. While the hold operation, CS shall be retained the "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	so	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	GND	Ground pin


# **■ BLOCK DIAGRAM**



# ■ SPI MODE


4

MB85RS64V corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0), and SPI mode 3 (CPOL = 1, CPHA = 1).



# ■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS64V works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



## **■ STATUS REGISTER**

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (see "■WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	_	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write
2	BP0	protect block for the WRITE command (see "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations.  After power ON.  After WRDI command recognition.  At the rising edge of CS after WRSR command recognition.  At the rising edge of CS after WRITE command recognition.
0	0	This is a bit fixed to "0".

# **■** OP-CODE


MB85RS64V accepts 7 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If  $\overline{\text{CS}}$  is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в
RDID	Read Device ID	1001 1111в

#### ■ COMMAND


#### • WREN

The WREN command sets WEL (Write Enable Latch) . WEL shall be set with the WREN command before writing operation (WRSR command and WRITE command) .




### • WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRITE command and WRSR command) are not performed when WEL is reset.




#### • RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of  $\overline{\text{CS}}$ .




#### • WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. The WP signal level shall be fixed before performing the WRSR command, and do not change the WP signal level until the end of command sequence.




#### • READ

The READ command reads FRAM memory cell array data. Arbitrary 16 bits address and op-code of READ are input to SI. The 3-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{\text{CS}}$  is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{\text{CS}}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.




#### WRITE

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 16 bits of address and 8 bits of writing data are input to SI. The 3-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen  $\overline{CS}$  will terminate the WRITE command. However, if you continue sending the writing data for 8 bits each before  $\overline{CS}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle keeps on infinitely.



#### • RDID

The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid during this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/ Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until  $\overline{CS}$  is risen.



#### **■ BLOCK PROTECT**

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	1800н to 1FFFн (upper 1/4)
1	0	1000н to 1FFFн (upper 1/2)
1	1	0000н to 1FFFн (all)


#### **■ WRITING PROTECT**

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

#### **■ HOLD OPERATION**

Hold status is retained without aborting a command if HOLD is the "L" level while  $\overline{CS}$  is the "L" level. The timing for starting and ending hold status depends on the SCK to be the "H" level or the "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level, return the HOLD pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become don't care. And, SO becomes High-Z while reading command (RDSR, READ). If  $\overline{CS}$  is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to HOLD status.



#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	Unit	
raiailletei	Symbol	Min	Max	Onit
Power supply voltage*	V <sub>DD</sub>	- 0.5	+ 6.0	V
Input voltage*	Vin	- 0.5	$V_{DD} + 0.5 \ (\le 6.0)$	V
Output voltage*	Vouт	- 0.5	$V_{DD} + 0.5 \ (\le 6.0)$	V
Operation ambient temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	<b>–</b> 55	+ 125	°C

<sup>\*:</sup>These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### **■ RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol		l lni4		
Parameter	Symbol	Min	Тур	Max	Unit
Power supply voltage*	V <sub>DD</sub>	3.0	_	5.5	V
Input high voltage*	VIH	$V_{DD} \times 0.8$	_	V <sub>DD</sub> + 0.3	V
Input low voltage*	VıL	- 0.3		$V_{DD} \times 0.2$	V
Operation ambient temperature	TA	- 40	_	+ 85	°C

<sup>\*:</sup>These parameters are based on the condition that Vss is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# **■ ELECTRICAL CHARACTERISTICS**

# 1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition			Unit	
Farameter	Syllibol	Condition	Min	Тур	Max	Offic
		$0 \le \overline{CS} < V_{DD}$	_	_	200	
Input leakage current		$\overline{CS} = V_{DD}$	_	_	10	μA
The state of the s		$\overline{WP}$ , $\overline{HOLD}$ , SCK, $SI = 0 V to V_{DD}$	_	_	10	
Output leakage current	<b>I</b> LO	SO = 0 V to V <sub>DD</sub>	_	_	10	μΑ
Operating power supply current	IDD	SCK = 20 MHz		1.5	2.5	mA
Standby current	Isв	$SCK = SI = \overline{CS} = V_{DD}$		10	20	μΑ
Output high voltage	Vон	Iон = −2 mA	V <sub>DD</sub> – 0.5	_	V <sub>DD</sub>	V
Output low voltage	Vol	IoL = 2 mA	Vss	_	0.4	V
Pull up resistance for CS	R₽	_	28	50	180	kΩ

## 2. AC Characteristics

Power story	Comphal	Va	alue	l lasi4
Parameter	Symbol	Min	Max	Unit
SCK clock frequency	fск	0	20	MHz
Clock high time	tсн	25	_	ns
Clock low time	tcL	25	_	ns
Chip select set up time	<b>t</b> csu	10	<del>-</del>	ns
Chip select hold time	tсsн	10	<u> </u>	ns
Output disable time	top	_	20	ns
Output data valid time	todv	_	20	ns
Output hold time	tон	0	<u> </u>	ns
Deselect time	to	60	_	ns
Data rising time	<b>t</b> R	_	50	ns
Data falling time	t⊧	_	50	ns
Data set up time	<b>t</b> su	5	<del>-</del>	ns
Data hold time	tн	5	<del>-</del>	ns
HOLD set up time	tнs	10	<u> </u>	ns
HOLD hold time	tнн	10	_	ns
HOLD output floating time	tнz		20	ns
HOLD output active time	tız	_	20	ns


### **AC Test Condition**

Power supply voltage : 3.0 V to 5.5 V

Operation ambient temperature :  $-40~^{\circ}\text{C}$  to  $+85~^{\circ}\text{C}$  Input voltage magnitude :  $V_{DD}\times0.1$  to  $V_{DD}\times0.9$ 

Input rising time : 5 ns
Input falling time : 5 ns
Input judge level : VDD/2
Output judge level : VDD/2

# **AC Load Equivalent Circuit**




# 3. Pin Capacitance


Parameter	Symbol	Conditions	Va	Unit	
Farailletei	Зушьог	Conditions	Min	Max	Onit
Output capacitance	Со	$V_{DD} = V_{IN} = V_{OUT} = 0 V$	_	10	pF
Input capacitance	Cı	$f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C}$	_	10	pF

# **■ TIMING DIAGRAM**


# • Serial Data Timing



## • Hold Timing



### **■ POWER ON/OFF SEQUENCE**



Parameter	Symbol	Value		Unit	Condition	
Farameter	Syllibol	Min	Max	Offic	Condition	
CS level hold time at power OFF	tpd	400		ns	_	
CS level hold time at power ON	tpu	0.1		ms	$V_{DD} = 5.0V \pm 0.5V$ Operation	
Co level floid time at power ON		0.6			$V_{DD} = 3.3V \pm 0.3V$ Operation	
Power supply falling time	tf	200		μs/V	_	
Power supply rising time	tr	100		μs/V	$V_{DD} = 5.0V \pm 0.5V$ Operation	
rower supply rising time		1			$V_{DD} = 3.3V \pm 0.3V$ Operation	

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

#### **■ FRAM CHARACTERISTICS**

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10 <sup>12</sup>	_	Times/byte	Operation Ambient Temperature T <sub>A</sub> = +85 °C
	10	_		Operation Ambient Temperature T <sub>A</sub> = +85 °C
Data Retention*2	95	_	Years	Operation Ambient Temperature T <sub>A</sub> = +55 °C
	≥ 200	_		Operation Ambient Temperature T <sub>A</sub> = +35 °C

<sup>\*1:</sup> Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

<sup>\*2 :</sup> Minimun values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.


### **■ NOTE ON USE**

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

## **■ ESD AND LATCH-UP**

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥  2000 V
ESD MM (Machine Model) JESD22-A115 compliant		≥  200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		≥  1000 V
Latch-Up (I-test) JESD78 compliant	MB85RS64VPNF-G-JNE1	_
Latch-Up (V <sub>supply</sub> overvoltage test) JESD78 compliant		_
Latch-Up (Current Method) Proprietary method		_
Latch-Up (C-V Method) Proprietary method		≥  200 V


· Current method of Latch-Up Resistance Test



Note: The voltage  $V_{\text{IN}}$  is increased gradually and the current  $I_{\text{IN}}$  of 300 mA at maximum shall flow. Confirm the latch up does not occur under  $I_{\text{IN}} = \pm 300$  mA.

In case the specific requirement is specified for I/O and  $I_{IN}$  cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

#### · C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

#### ■ REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

### **■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES**

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS. Please refer to the following web site for more details of current status on contained restricted substances in our products.

http://www.fujitsu.com/global/services/microelectronics/environment/products/


# **■ ORDERING INFORMATION**

Part number	Package	Shipping form	Minimum shipping quantity
MB85RS64VPNF-G-JNE1	8-pin plastic SOP (FPT-8P-M02)	Tube	*
MB85RS64VPNF-G-JNERE1	8-pin plastic SOP (FPT-8P-M02)	Embossed Carrier tape	1500

<sup>\*:</sup> Please contact our sales office about minimum shipping quantity.


### **■ PACKAGE DIMENSION**

8-pin plastic SOP	Lead pitch	1.27 mm
	Package width × package length	3.9 mm × 5.05 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.75 mm MAX
	Weight	0.06 g
(FPT-8P-M02)		



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

#### MARKING




# **■ PACKING INFORMATION**

## 1. Tube

## 1.1 Tube Dimensions

Tube/stopper shape




# **Tube cross-sections and Maximum quantity**

		M	laximum qua	antity
Package form	Package code	pcs/ tube	pcs/inner box	pcs/outer box
SOP, 8, plastic (2)	FPT-8P-M02	95	7600	30400
7.4 6.4 8 9 7				
©2006-2010 FUJITSU SEMICONDUCTOR LIMITED F08008-SET1-PET:FJ99L-0022-E0008-1-K-3				
t = 0.5 Transparent polyethylene terephthalate				

(Dimensions in mm)

## 1.2 Tube Dry pack packing specifications




Note: The packing specifications may not be applied when the product is delivered via a distributor.

<sup>\*2:</sup> The space in the outer box will be filled with empty inner boxes, or cushions, etc.


<sup>\*3:</sup> Please refer to an attached sheet about the indication label.

#### 1.3 Product label indicators


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



Label II-A: Label on Outer box [D Label] (100mm × 100mm)




Label II-B: Outer boxes product indicate



Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

## 1.4 Dimensions for Containers


# (1) Dimensions for inner box



L	W	Н
540	125	75

(Dimensions in mm)

(2) Dimensions for outer box




L	W	Н
565	270	180


(Dimensions in mm)


# 2. Emboss Tape

## 2.1 Tape Dimensions

PKG code	Reel No	Maxim	num storage ca	apacity
1100000	11001110	pcs/reel	pcs/inner box	pcs/outer box
FPT-8P-M02	3	1500	1500	10500







© 2012 FUJITSU SEMICONDUCTOR LIMITED SOL8-EMBOSSTAPE9: NFME-EMB-X0084-1-P-1

(Dimensions in mm)


Material: Conductive polystyrene

Heat proof temperature : No heat resistance.


Package should not be baked

by using tape and reel.

## 2.2 IC orientation




## 2.3 Reel dimensions



### Dimensions in mm

				1										IIIICIISIOI	
Reel No	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Tape width Symbol	8	1	2	1	16 24		32 44		4	56	12	16	24		
Α	254 ± 2	254 ± 2	330 ± 2	254 ± 2	330 ± 2	254 ± 2	330 ± 2				330	± 2			
В				1	00 -0			100 -0	150 -2	100 -2	150 -0	100 -0		100 ± 2	
С		13 ± 0.2 13 <sup>+0.5</sup>													
D	21 ± 0.8								20.5 +1 -0.2						
E				_		_		2 ± 0.5				_	_		
W1	8.4 $^{+2}_{.0}$ 12.4 $^{+2}_{.0}$ 16.4 $^{+2}_{.0}$ 24.4 $^{+2}_{.0}$ 32.4 $^{+2}_{.0}$ 44.4 $^{+2}_{.0}$ 56.4 $^{+2}_{.0}$					12.4 +1	16.4 +1	24.4+0.1							
W2	less than 14.4         less than 18.4         less than 22.4         less than 30.4         less than 38.4         less than 50.4         less than 62.4						less than 18.4	less than 22.4	less than 30.4						
W3	7.9 ~ 10.9	11.9	~ 15.4	15.9 ~ 19.4 23.9 ~ 27.4 31.9 ~ 35.4 43.9 ~ 47.4 55.9 ~ 59.4						12.4 ~ 14.4	16.4 ~ 18.4	24.4 ~ 26.4			
r		1.0													




- \*2: The size of the outer box may be changed depending on the quantity of inner boxes.
- \*3: The space in the outer box will be filled with empty inner boxes, or cushions, etc.
- \*4: Please refer to an attached sheet about the indication label.


Note: The packing specifications may not be applied when the product is delivered via a distributor.

#### 2.5 Product label indicators


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



Label II-A: Label on Outer box [D Label] (100mm × 100mm)




Label II-B: Outer boxes product indicate



Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

## 2.6 Dimensions for Containers


# (1) Dimensions for inner box



Tape width	L	W	Н
12, 16	365		40
24, 32		345	50
44		343	65
56			75

(Dimensions in mm)

# (2) Dimensions for outer box




L	W	Н
415	400	315


(Dimensions in mm)


# **■ MAJOR CHANGES IN THIS EDITION**

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
10	• RDID	Revised the following description.  "In the RDID command, SO holds the output state of the last bit after 32-bit Device ID output by continuously sending SCK clock before CS is risen."  —"In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until /CS is risen."
17	■ POWER ON/OFF SEQUENCE	Defined values of tpu and tr at operation voltage.  Min Max Unit Condition  tpu 0.1 — ms $V_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}$ Operation  0.6 — ms $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ Operation  tr 100 — ms/V $V_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}$ Operation  1 — ms/V $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ Operation
18	■ NOTE ON USE	Revised the following description.  "Data written before performing IR reflow is not guaranteed after IR reflow."  →"We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed."
19	■ REFLOW CONDITIONS AND FLOOR LIFE	Revised to following description. [ JEDEC MSL ] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)
1)	■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES	Changed the title and revised the description which refers to a website.
20	■ ORDERING INFORMATION	Changed the Minimum shipping quantity.  1 → —*  Added the following note below table.  *: Please contact our sales office about minimum shipping quantity.
24	1.2 Tube Dry pack packing specifications	Changed the location of humidity indicator.







# **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### **Europe**

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fujitsu.com/kr/fsk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China
Tel: +86-21-6146-3688 Fax: +86-21-6146-3660
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207
http://cn.fujitsu.com/fsp/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.


Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.


The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Corporate Planning Department



### **Adafruit SPI FRAM Breakout**

Created by lady ada




Last updated on 2014-06-28 07:03:34 PM EDT


## **Guide Contents**

Guide Contents	2
Overview	3
Pinouts	5
(http://adafru.it/dui)Power Pins:	5
SPI Logic pins:	5
Assembly	7
Prepare the header strip:	7
Add the breakout board:	8
And Solder!	9
Wiring and Test	11
Arduino Wiring	11
Download Adafruit_FRAM_SPI	12
Load Demo	13
Library Reference	14
Hardware vs Software SPI	14
Begin	15
Writing	15
Block Protection	15
Downloads	16
Schematics	16
Fabrication Print	16


# Overview



You're probably familiar with SRAM, DRAM, EEPROM and Flash but what about FRAM? FRAM is 'ferroelectric' RAM, which has some very interesting and useful properties. Unlike SRAM, FRAM does not lose the data when power is lost. In that sense it's a durable storage memory chip like Flash. However, it is much faster than Flash - and you don't have to deal with writing or erasing pages.




This particular FRAM chip has 64 Kbits (8 KBytes) of storage, interfaces using SPI, and can run at up to 20MHz SPI rates. Each byte can be read and written instantaneously (like SRAM) but will keep the memory for 95 years at room temperature. Each byte can be read/written 10,000,000,000,000 times so you don't have to worry too much about wear leveling.



With the best of SRAM and Flash combined, this chip can let you buffer fairly-high speed data without worrying about data-loss.

### **Pinouts**



The FRAM chip is the little guy in the middle. On the bottom we have the power and interface pins

#### (http://adafru.it/dui)Power Pins:

- **VCC** this is the power pin. Since the chip uses 3-5VDC you should pick whatever the logic voltage you're using. For most Arduino's that's 5V.
- GND common ground for power and logic


#### SPI Logic pins:

All pins are 3-5V compliant and use whatever logic level is on VCC

- HOLD this is a 'wait' pin for the SPI bus. When pulled low, it puts the SPI bus on hold.
  This is different than the CS pin because it doesnt stop the current transaction. Its
  good if you want to talk to other SPI devices and stream data back and forth without
  stopping and starting transactions.
- SCK This is the SPI clock pin, its an input to the chip
- MISO this is the Master In Slave Out pin, for data sent from the FRAM to your processor


- **MOSI** this is the Master Out Slave In pin, for data sent from your processor to the FRAM
- **CS** this is the chip select pin, drop it low to start an SPI transaction. Its an input to the chip
- **WP** Write Protect pin. This is used to write protect the **status register only**! This pin does not directly affect write protection for the entire chip. Instead, it protects the block-protect register which is configured however you want (sometimes only half the FRAM is protected)

# Assembly






Prepare the header strip: Cut the strip to length if necessary. It will be easier to solder if you insert it into a breadboard - **long pins down** 



#### Add the breakout board:


Place the breakout board over the pins so that the short pins poke through the breakout pads





#### And Solder!

Be sure to solder all pins for reliable electrical contact.

(For tips on soldering, be sure to check out our Guide to Excellent Soldering (http://adafru.it/aTk)).









You're done! Check your solder joints visually and continue onto the next steps

# Wiring and Test



Arduino Wiring



You can easily wire this breakout to any microcontroller, we'll be using an Arduino

- Connect **Vcc** to the power supply, 3V or 5V is fine. Use the same voltage that the microcontroller logic is based off of. For most Arduinos, that is 5V
- Connect **GND** to common power/data ground
- Connect the SCK pin to the SPI clock pin on your Arduino. We'll be using Digital #13
  which is also the hardware SPI pin on an Uno
- Connect the **MISO** pin to the SPI MISO pin on your Arduino. We'll be using **Digital #12** which is also the hardware SPI pin on an Uno.
- Connect the **MOSI** pin to the SPI MOSI pin on your Arduino. We'll be using **Digital #11** which is also the hardware SPI pin on an Uno.
- Connect the CS pin to the SPI CS pin on your Arduino. We'll be using **Digital #10** but any pin can be used later

## Download Adafruit FRAM SPI

To begin reading and writing data, you will need to download Adafruit\_FRAM\_SPI from our github repository (http://adafru.it/du5). You can do that by visiting the github repo and manually downloading or, easier, just click this button to download the zip

#### Download Adafruit\_FRAM\_SPI Library

http://adafru.it/du6

Rename the uncompressed folder Adafruit\_FRAM\_SPI and check that the Adafruit\_FRAM\_SPI folder contains Adafruit\_FRAM\_SPI.cpp and Adafruit FRAM SPI.h


Place the **Adafruit\_FRAM\_SPI** library folder your **arduinosketchfolder/libraries/** folder.

You may need to create the **libraries** subfolder if its your first library. Restart the IDE.

We also have a great tutorial on Arduino library installation at: http://learn.adafruit.com/adafruit-all-about-arduino-libraries-install-use (http://adafru.it/aYM)

## Load Demo


Open up File->Examples->Adafruit\_FRAM\_SPI->MB85RS64V and upload to your Arduino wired up to the sensor



Thats it! Now open up the serial terminal window at 9600 speed to begin the test.

The test is fairly simple - It first verifies that the chip has been found. Then it reads the value written to location #0 in the memory, prints that out and write that value +1 back to location #0. This acts like a restart-meter: every time the board is reset the value goes up one so you can keep track of how many times its been restarted.

Afterwards, the Arduino prints out the value in every location (all 8KB!)



## Library Reference

The library we have is simple and easy to use

#### Hardware vs Software SPI

You can create the FRAM object using software-SPI (each pin can be any I/O) with

Adafruit\_FRAM\_SPI fram = Adafruit\_FRAM\_SPI(FRAM\_SCK, FRAM\_MISO, FRAM\_MOSI, FRAM\_CS);

or use hardware SPI

Adafruit\_FRAM\_SPI fram = Adafruit\_FRAM\_SPI(FRAM\_CS);

which means the other 3 pins are the hardware SPI defined pins for your chip. Check the SPI Reference page for details on which pins are which for your Arduino! (http://adafru.it/d5h)

Hardware SPI is faster (the chip can handle up to 20MHz), but you have to use fixed pins.

Software SPI is not as fast (maybe 1MHz max on an UNO), but you can switch pins around.

#### Begin

You can initialize the SPI interface and chip with **begin**()

```
fram.begin()
```

It will return true or false depending on whether a valid FRAM chip was found

#### Writing

Then to write a value, call

```
fram.writeEnable(true);
fram.write8(address, byte-value);
fram.writeEnable(false);
```

to write an 8-bit value to the address location Later on of course you can also read with

```
fram.read8(address);
```

which returns a byte reading. For writing, you must enable writing before you send data to the chip, its for safety! However you can write as much as you want between the **writeEnable** calls

#### **Block Protection**

We dont cover how to protect subsections of the FRAM chip. It's covered a bit more inside the Datasheet.


For advanced users, we have two functions to set/get the Status Register. IF you want to set the status register dont forget that **WP** must be logical high!

```
uint8_t getStatusRegister();
setStatusRegister(uint8_t value);
```

# Downloads

• MB85RS64V Datasheet (http://adafru.it/du7)

# **Schematics**



# **Fabrication Print**

