

## SNx4LVC573A Octal Transparent D-Type Latches With 3-State Outputs

### 1 Features

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 6.9 ns at 3.3 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) > 2 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V  $V_{CC}$ )
- $I_{off}$  Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### 2 Applications

- Servers
- PC, Notebook
- Network Switch
- Health & Fitness/Wearables
- Telecom Infrastructure
- Electronic Point of Sales

### 3 Description


The SN54LVC573A octal transparent D-type latch is designed for 2.7-V to 3.6-V  $V_{CC}$  operation, and the SN74LVC573A octal transparent D-type latch is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE    | BODY SIZE (NOM) |
|-------------|------------|-----------------|
| SN74LVC573A | PDIP (20)  | 25.40 x 6.35 mm |
|             | VQGN (20)  | 4.50 x 3.50 mm  |
|             | SOIC (20)  | 12.80 x 7.50 mm |
|             | SSOP (20)  | 7.20 x 5.30 mm  |
|             | TVSOP (20) | 5.00 x 4.40 mm  |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### 4 Simplified Schematic



Pin numbers shown are for the DB, DGV, DW, FK, J, N, NS, PW, RGY, and W packages.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production

## Table of Contents


|  |          |  |           |
|--|----------|--|-----------|
| <b>1 Features</b> .....                          | <b>1</b> | <b>9 Detailed Description</b> .....                              | <b>9</b>  |
| <b>2 Applications</b> .....                      | <b>1</b> | 9.1 Overview .....   | 9         |
| <b>3 Description</b> .....                       | <b>1</b> | 9.2 Functional Block Diagram .....                               | 9         |
| <b>4 Simplified Schematic</b> .....              | <b>1</b> | 9.3 Feature Description .....                                    | 9         |
| <b>5 Revision History</b> .....                  | <b>2</b> | 9.4 Device Functional Modes .....                                | 9         |
| <b>6 Pin Configuration and Functions</b> .....   | <b>3</b> | <b>10 Applications and Implementation</b> .....                  | <b>10</b> |
| <b>7 Specifications</b> .....                    | <b>4</b> | 10.1 Application Information .....                               | 10        |
| 7.1 Absolute Maximum Ratings .....               | 4        | 10.2 Typical Application .....                                   | 10        |
| 7.2 Handling Ratings .....                       | 4        | <b>11 Power Supply Recommendations</b> .....                     | <b>11</b> |
| 7.3 Recommended Operating Conditions .....       | 5        | <b>12 Layout</b> .....   | <b>11</b> |
| 7.4 Thermal Information .....                    | 5        | 12.1 Layout Guidelines .....                                     | 11        |
| 7.5 Electrical Characteristics .....             | 6        | 12.2 Layout Example .....  | 11        |
| 7.6 Timing Requirements, SN54LVC573A .....       | 6        | <b>13 Device and Documentation Support</b> .....                 | <b>12</b> |
| 7.7 Timing Requirements, SN74LVC573A .....       | 6        | 13.1 Related Links .....   | 12        |
| 7.8 Switching Characteristics, SN54LVC573A ..... | 7        | 13.2 Trademarks .....  | 12        |
| 7.9 Switching Characteristics, SN74LVC573A ..... | 7        | 13.3 Electrostatic Discharge Caution .....                       | 12        |
| 7.10 Operating Characteristics .....             | 7        | 13.4 Glossary .....  | 12        |
| 7.11 Typical Characteristics .....               | 7        | <b>14 Mechanical, Packaging, and Orderable Information</b> ..... | <b>12</b> |
| <b>8 Parameter Measurement Information</b> ..... | <b>8</b> |  |           |

## 5 Revision History


| <b>Changes from Revision R (September 2005) to Revision S</b> | <b>Page</b> |
|---|-------------|
| • Removed Ordering Information table. ....                    | 1           |
| • Updated device temperature ratings. ....                    | 4           |
| • Added Handling Ratings. ....                                | 4           |
| • Added Typical Characteristics. ....                         | 7           |
| • Added Detailed Description section. ....                    | 9           |
| • Added Applications and Implementation section. ....         | 10          |
| • Added Power Supply Recommendations section .....            | 11          |
| • Added Layout section. ....                                  | 11          |

## 6 Pin Configuration and Functions


SN54LVC573A . . . J OR W PACKAGE  
SN74LVC573A . . . DB, DGV, DW, N,  
NS, OR PW PACKAGE  
(TOP VIEW)




SN74LVC573A . . . RGY PACKAGE  
(TOP VIEW)



SN54LVC573A . . . FK PACKAGE  
(TOP VIEW)



GQN OR ZQN PACKAGE  
(TOP VIEW)



### Pin Functions

| NAME            | PIN                         |   |             | DESCRIPTION  |
|-----------------|-----------------------------|---|-------------|--------------|
|                 | SN54LVC573A<br>J, W, AND FK | SN74LVC573A<br>DB, DGV, DW, N,<br>NS, PW, AND RGY | GQN AND ZQN |              |
| $\overline{OE}$ | 1                           | 1   | A2          | Enable Pin   |
| 1D              | 2                           | 2   | A1          | Input 1      |
| 2D              | 3                           | 3   | B3          | Input 2      |
| 3D              | 4                           | 4   | B1          | Input 3      |
| 4D              | 5                           | 5   | C2          | Input 4      |
| 5D              | 6                           | 6   | C1          | Input 5      |
| 6D              | 7                           | 7   | D3          | Input 6      |
| 7D              | 8                           | 8   | D1          | Input 7      |
| 8D              | 9                           | 9   | E2          | Input 8      |
| GND             | 10                          | 10  | E1          | Ground Pin   |
| LE              | 11                          | 11  | E3          | Latch Enable |
| 8Q              | 12                          | 12  | E4          | Output 8     |
| 7Q              | 13                          | 13  | D2          | Output 7     |
| 6Q              | 14                          | 14  | D4          | Output 6     |
| 5Q              | 15                          | 15  | C3          | Output 5     |
| 4Q              | 16                          | 16  | C4          | Output 4     |
| 3Q              | 17                          | 17  | B2          | Output 3     |
| 2Q              | 18                          | 18  | B4          | Output 2     |
| 1Q              | 19                          | 19  | A4          | Output 1     |
| $V_{CC}$        | 20                          | 20  | A3          | Power Pin    |

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                 |   | MIN                               | MAX                   | UNIT |
|-----------------|---|-----------------------------------|-----------------------|------|
| V <sub>CC</sub> | Supply voltage  | −0.5                              | 6.5                   | V    |
| V <sub>I</sub>  | Input voltage range <sup>(2)</sup>  | −0.5                              | 6.5                   | V    |
| V <sub>O</sub>  | Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> | −0.5                              | 6.5                   | V    |
| V <sub>O</sub>  | Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>              | −0.5                              | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub> | Input clamp current   | V <sub>I</sub> < 0                | −50                   | mA   |
| I <sub>OK</sub> | Output clamp current  | V <sub>O</sub> < 0                | −50                   | mA   |
| I <sub>O</sub>  | Continuous output current   |                                   | ±50                   | mA   |
|                 | Continuous current through V <sub>CC</sub> or GND   |                                   | ±100                  | mA   |
| θ <sub>JA</sub> | Package thermal impedance   | DB package <sup>(4)</sup>         | 70                    | °C/W |
|                 |   | DGV package <sup>(4)</sup>        | 92                    |      |
|                 |   | DW package <sup>(4)</sup>         | 58                    |      |
|                 |   | GQN or ZQN package <sup>(4)</sup> | 78                    |      |
|                 |   | N package <sup>(4)</sup>          | 69                    |      |
|                 |   | NS package <sup>(4)</sup>         | 60                    |      |
|                 |   | PW package <sup>(4)</sup>         | 83                    |      |
|                 |   | RGY package <sup>(5)</sup>        | 37                    |      |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.
- (5) The package thermal impedance is calculated in accordance with JESD 51-5.

### 7.2 Handling Ratings

|                    |                           | MIN  | MAX | UNIT |   |
|--------------------|---------------------------|--|-----|------|---|
| T <sub>stg</sub>   | Storage temperature range | −65  | 150 | °C   |   |
| V <sub>(ESD)</sub> | Electrostatic discharge   | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | 0   | 2000 | V |
|                    |                           | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | 0   | 1000 |   |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 500 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 250 V may actually have higher performance.

### 7.3 Recommended Operating Conditions<sup>(1)</sup>

|                 |                                    | SN54LVC573A                        |     | SN74LVC573A            |                 | UNIT |
|-----------------|------------------------------------|------------------------------------|-----|------------------------|-----------------|------|
|                 |                                    | MIN                                | MAX | MIN                    | MAX             |      |
| V <sub>CC</sub> | Supply voltage                     | Operating                          |     | 2                      | 3.6             | V    |
|                 |                                    | Data retention only                |     | 1.5                    | 1.5             |      |
| V <sub>IH</sub> | High-level input voltage           | V <sub>CC</sub> = 1.65 V to 1.95 V |     | 0.65 × V <sub>CC</sub> |                 | V    |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V   |     | 1.7                    |                 |      |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V   |     | 2                      | 2               |      |
| V <sub>IL</sub> | Low-level input voltage            | V <sub>CC</sub> = 1.65 V to 1.95 V |     | 0.35 × V <sub>CC</sub> |                 | V    |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V   |     | 0.7                    |                 |      |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V   |     | 0.8                    |                 |      |
| V <sub>I</sub>  | Input voltage                      | 0                                  | 5.5 | 0                      | 5.5             | V    |
| V <sub>O</sub>  | Output voltage                     | High or low state                  |     | 0                      | V <sub>CC</sub> | V    |
|                 |                                    | 3-state                            |     | 0                      | 5.5             |      |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 1.65 V           |     | -4                     |                 | mA   |
|                 |                                    | V <sub>CC</sub> = 2.3 V            |     | -8                     |                 |      |
|                 |                                    | V <sub>CC</sub> = 2.7 V            |     | -12                    |                 |      |
|                 |                                    | V <sub>CC</sub> = 3 V              |     | -24                    |                 |      |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 1.65 V           |     | 4                      |                 | mA   |
|                 |                                    | V <sub>CC</sub> = 2.3 V            |     | 8                      |                 |      |
|                 |                                    | V <sub>CC</sub> = 2.7 V            |     | 12                     |                 |      |
|                 |                                    | V <sub>CC</sub> = 3 V              |     | 24                     |                 |      |
| Δt/Δv           | Input transition rise or fall rate | 6                                  |     | 6                      |                 | ns/V |
| T <sub>A</sub>  | Operating free-air temperature     | -55                                | 125 | -40                    | 85              | °C   |

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | SN74LVC573A | UNIT |
|-------------------------------|--|-------------|------|
|                               |  | PW          |      |
|                               |  | 20 PINS     |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 102.5       | °C/W |
| R <sub>θJctop</sub>           | Junction-to-case (top) thermal resistance    | 35.9        |      |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 53.5        |      |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 2.2         |      |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 52.9        |      |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER        | TEST CONDITIONS   | V <sub>CC</sub> | SN54LVC573A           |                    |      | SN74LVC573A           |                    |     | UNIT |
|------------------|---|-----------------|-----------------------|--------------------|------|-----------------------|--------------------|-----|------|
|                  |   |                 | MIN                   | TYP <sup>(1)</sup> | MAX  | MIN                   | TYP <sup>(1)</sup> | MAX |      |
| V <sub>OH</sub>  | I <sub>OH</sub> = -100 μA   | 1.65 V to 3.6 V |                       |                    |      | V <sub>CC</sub> - 0.2 |                    |     | V    |
|                  |   | 2.7 V to 3.6 V  | V <sub>CC</sub> - 0.2 |                    |      |                       |                    |     |      |
|                  | I <sub>OH</sub> = -4 mA   | 1.65 V          |                       |                    | 1.2  |                       |                    |     |      |
|                  | I <sub>OH</sub> = -8 mA   | 2.3 V           |                       |                    | 1.7  |                       |                    |     |      |
|                  | I <sub>OH</sub> = -12 mA  | 2.7 V           |                       | 2.2                |      | 2.2                   |                    |     |      |
| 3 V              |   |                 | 2.4                   |                    | 2.4  |                       |                    |     |      |
| V <sub>OL</sub>  | I <sub>OL</sub> = 100 μA  | 1.65 V to 3.6 V |                       |                    |      | 0.2                   |                    |     | V    |
|                  |   | 2.7 V to 3.6 V  |                       |                    | 0.2  |                       |                    |     |      |
|                  | I <sub>OL</sub> = 4 mA  | 1.65 V          |                       |                    | 0.45 |                       |                    |     |      |
|                  | I <sub>OL</sub> = 8 mA  | 2.3 V           |                       |                    | 0.7  |                       |                    |     |      |
|                  | I <sub>OL</sub> = 12 mA   | 2.7 V           |                       |                    | 0.4  | 0.4                   |                    |     |      |
| 3 V              |   |                 |                       | 0.55               | 0.55 |                       |                    |     |      |
| I <sub>I</sub>   | V <sub>I</sub> = 0 to 5.5 V   | 3.6 V           |                       |                    | ±5   | ±5                    |                    |     | μA   |
| I <sub>off</sub> | V <sub>I</sub> or V <sub>O</sub> = 5.5 V  | 0               |                       |                    |      | ±10                   |                    |     | μA   |
| I <sub>OZ</sub>  | V <sub>O</sub> = 0 to 5.5 V   | 3.6 V           |                       |                    | ±15  | ±10                   |                    |     | μA   |
| I <sub>CC</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND   | 3.6 V           | I <sub>O</sub> = 0    |                    | 10   | 10                    |                    |     | μA   |
|                  | 3.6 V ≤ V <sub>I</sub> ≤ 5.5 V <sup>(2)</sup>                                   |                 |                       |                    | 10   | 10                    |                    |     |      |
| ΔI <sub>CC</sub> | One input at V <sub>CC</sub> - 0.6 V,<br>Other inputs at V <sub>CC</sub> or GND | 2.7 V to 3.6 V  |                       |                    | 500  | 500                   |                    |     | μA   |
| C <sub>i</sub>   | V <sub>I</sub> = V <sub>CC</sub> or GND   | 3.3 V           |                       |                    | 4    | 4                     |                    |     | pF   |
| C <sub>o</sub>   | V <sub>O</sub> = V <sub>CC</sub> or GND   | 3.3 V           |                       |                    | 5.5  | 5.5                   |                    |     | pF   |

 (1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

(2) This applies in the disabled state only.

## 7.6 Timing Requirements, SN54LVC573A

 over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 3](#))

|                 |                             | SN54LVC573A             |     |                                 |     | UNIT |
|-----------------|-----------------------------|-------------------------|-----|---------------------------------|-----|------|
|                 |                             | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V ± 0.3 V |     |      |
|                 |                             | MIN                     | MAX | MIN                             | MAX |      |
| t <sub>w</sub>  | Pulse duration, LE high     | 3.3                     |     | 3.3                             |     | ns   |
| t <sub>su</sub> | Setup time, data before LE↓ | 2                       |     | 2                               |     | ns   |
| t <sub>h</sub>  | Hold time, data after LE↓   | 2.5                     |     | 2.5                             |     | ns   |

## 7.7 Timing Requirements, SN74LVC573A

 over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 3](#))

|                 |                             | SN74LVC573A                      |     |                                 |     |                         |     |                                 |     | UNIT |
|-----------------|-----------------------------|----------------------------------|-----|---------------------------------|-----|-------------------------|-----|---------------------------------|-----|------|
|                 |                             | V <sub>CC</sub> = 1.8 V ± 0.15 V |     | V <sub>CC</sub> = 2.5 V ± 0.2 V |     | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V ± 0.3 V |     |      |
|                 |                             | MIN                              | MAX | MIN                             | MAX | MIN                     | MAX | MIN                             | MAX |      |
| t <sub>w</sub>  | Pulse duration, LE high     | 9                                |     | 4                               |     | 3.3                     |     | 3.3                             |     | ns   |
| t <sub>su</sub> | Setup time, data before LE↓ | 6                                |     | 4                               |     | 2                       |     | 2                               |     | ns   |
| t <sub>h</sub>  | Hold time, data after LE↓   | 4                                |     | 2                               |     | 1.5                     |     | 1.5                             |     | ns   |

### 7.8 Switching Characteristics, SN54LVC573A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER        | FROM (INPUT)    | TO (OUTPUT) | SN54LVC573A             |     |                                 |     | UNIT |
|------------------|-----------------|-------------|-------------------------|-----|---------------------------------|-----|------|
|                  |                 |             | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V ± 0.3 V |     |      |
|                  |                 |             | MIN                     | MAX | MIN                             | MAX |      |
| t <sub>pd</sub>  | D               | Q           | 7.7                     |     | 1                               | 6.9 | ns   |
|                  | LE              |             | 8.4                     |     | 1                               | 7.7 |      |
| t <sub>en</sub>  | $\overline{OE}$ | Q           | 8.5                     |     | 1                               | 7.5 | ns   |
| t <sub>dis</sub> | $\overline{OE}$ | Q           | 7                       |     | 0.5                             | 6.7 | ns   |

### 7.9 Switching Characteristics, SN74LVC573A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER          | FROM (INPUT)    | TO (OUTPUT) | SN74LVC573A                      |      |                                 |      |                         |     |                                 |     | UNIT |
|--------------------|-----------------|-------------|----------------------------------|------|---------------------------------|------|-------------------------|-----|---------------------------------|-----|------|
|                    |                 |             | V <sub>CC</sub> = 1.8 V ± 0.15 V |      | V <sub>CC</sub> = 2.5 V ± 0.2 V |      | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V ± 0.3 V |     |      |
|                    |                 |             | MIN                              | MAX  | MIN                             | MAX  | MIN                     | MAX | MIN                             | MAX |      |
| t <sub>pd</sub>    | D               | Q           | 1                                | 19.1 | 1                               | 9.6  | 1                       | 7.7 | 1.5                             | 6.9 | ns   |
|                    | LE              |             | 1                                | 22.8 | 1                               | 10.5 | 1                       | 8.4 | 2                               | 7.7 |      |
| t <sub>en</sub>    | $\overline{OE}$ | Q           | 1                                | 20   | 1                               | 10.5 | 1                       | 8.5 | 1.5                             | 7.5 | ns   |
| t <sub>dis</sub>   | $\overline{OE}$ | Q           | 1                                | 19.3 | 1                               | 7.8  | 1                       | 7   | 1.6                             | 6.5 | ns   |
| t <sub>sk(o)</sub> |                 |             |                                  |      |                                 |      |                         |     |                                 | 1   | ns   |

### 7.10 Operating Characteristics

T<sub>A</sub> = 25°C

| PARAMETER       |   | TEST CONDITIONS  | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | V <sub>CC</sub> = 3.3 V | UNIT |
|-----------------|---|------------------|-------------------------|-------------------------|-------------------------|------|
|                 |   |                  | TYP                     | TYP                     | TYP                     |      |
| C <sub>pd</sub> | Power dissipation capacitance per latch | Outputs enabled  | 61                      | 56                      | 37                      | pF   |
|                 |   | Outputs disabled | 3                       | 3                       | 4                       |      |

### 7.11 Typical Characteristics




Figure 1. SN74LVC573A LE to Q TDP Vcc vs TPD at 25°C





Figure 2. SN74LVC573A LE to Q Across Temp 3.3V Vcc


## 8 Parameter Measurement Information




LOAD CIRCUIT

| TEST              | S1         |
|-------------------|------------|
| $t_{PLH}/t_{PHL}$ | Open       |
| $t_{PLZ}/t_{PZL}$ | $V_{LOAD}$ |
| $t_{PHZ}/t_{PZH}$ | GND        |


| $V_{CC}$                         | INPUTS   |                      | $V_M$      | $V_{LOAD}$        | $C_L$ | $R_L$        | $V_{\Delta}$ |
|----------------------------------|----------|----------------------|------------|-------------------|-------|--------------|--------------|
|                                  | $V_I$    | $t_r/t_f$            |            |                   |       |              |              |
| $1.8\text{ V} \pm 0.15\text{ V}$ | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 k $\Omega$ | 0.15 V       |
| $2.5\text{ V} \pm 0.2\text{ V}$  | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 $\Omega$ | 0.15 V       |
| 2.7 V                            | 2.7 V    | $\leq 2.5\text{ ns}$ | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V        |
| $3.3\text{ V} \pm 0.3\text{ V}$  | 2.7 V    | $\leq 2.5\text{ ns}$ | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V        |




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




## 9 Detailed Description

### 9.1 Overview

The SN54LVC573A octal transparent D-type latch is designed for 2.7-V to 3.6-V  $V_{CC}$  operation, and the SN74LVC573A octal transparent D-type latch is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels at the D inputs. A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.  $\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### 9.2 Functional Block Diagram



Pin numbers shown are for the DB, DGV, DW, FK, J, N, NS, PW, RGY, and W packages.

### 9.3 Feature Description

- Wide operating voltage range
  - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- $I_{off}$  Feature
  - Allows voltages on the inputs and outputs when  $V_{CC}$  is 0 V

### 9.4 Device Functional Modes

**Function Table  
(Each Latch)**


| INPUTS          |    |   | OUTPUT<br>Q |
|-----------------|----|---|-------------|
| $\overline{OE}$ | LE | D |             |
| L               | H  | H | H           |
| L               | H  | L | L           |
| L               | L  | X | $Q_0$       |
| H               | X  | X | Z           |

## 10 Applications and Implementation

### 10.1 Application Information

The SN74LVC573A is a high drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V making it ideal for driving multiple outputs and good for high speed applications up to 100 MHz. The inputs are 5.5 V tolerant allowing it to translate down to  $V_{CC}$ .

### 10.2 Typical Application



#### 10.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

1. Recommended Input conditions
  - Rise time and fall time specifications. See  $(\Delta t/\Delta V)$  in [Recommended Operating Conditions](#) table.
  - Specified high and low levels. See  $(V_{IH}$  and  $V_{IL})$  in [Recommended Operating Conditions](#) table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5V at any valid  $V_{CC}$ .
2. Recommend output conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above  $V_{CC}$ .

## Typical Application (continued)

### 10.2.3 Application Curves



## 11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the [Recommended Operating Conditions](#) table.


Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-μF capacitor is recommended. If there are multiple VCC pins, then a 0.01-μF or 0.022-μF capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 12 Layout

### 12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub> whichever make more sense or is more convenient. It is generally OK to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

### 12.2 Layout Example



## 13 Device and Documentation Support

### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 1. Related Links**

| PARTS       | PRODUCT FOLDER             | SAMPLE & BUY               | TECHNICAL DOCUMENTS        | TOOLS & SOFTWARE           | SUPPORT & COMMUNITY        |
|-------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| SN54LVC573A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| SN74LVC573A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |

### 13.2 Trademarks

All trademarks are the property of their respective owners.

### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device  | Status<br>(1) | Package Type               | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5)                   | Samples                 |
|-------------------|---------------|----------------------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|---|-------------------------|
| 5962-9757501Q2A   | ACTIVE        | LCCC                       | FK                 | 20   | 1              | TBD                        | POST-PLATE              | N / A for Pkg Type   | -55 to 125   | 5962-<br>9757501Q2A<br>SNJ54LVC<br>573AFK | <a href="#">Samples</a> |
| 5962-9757501QRA   | ACTIVE        | CDIP                       | J                  | 20   | 1              | TBD                        | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9757501QR<br>A<br>SNJ54LVC573AJ      | <a href="#">Samples</a> |
| 5962-9757501QSA   | ACTIVE        | CFP                        | W                  | 20   | 1              | TBD                        | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9757501QS<br>A<br>SNJ54LVC573AW      | <a href="#">Samples</a> |
| SN74LVC573ADBLE   | OBSOLETE      | SSOP                       | DB                 | 20   |                | TBD                        | Call TI                 | Call TI              | -40 to 85    |   |                         |
| SN74LVC573ADBR    | ACTIVE        | SSOP                       | DB                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                                    | <a href="#">Samples</a> |
| SN74LVC573ADBRG4  | ACTIVE        | SSOP                       | DB                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                                    | <a href="#">Samples</a> |
| SN74LVC573ADGVR   | ACTIVE        | TVSOP                      | DGV                | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                                    | <a href="#">Samples</a> |
| SN74LVC573ADGVRE4 | ACTIVE        | TVSOP                      | DGV                | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                                    | <a href="#">Samples</a> |
| SN74LVC573ADW     | ACTIVE        | SOIC                       | DW                 | 20   | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC573A                                   | <a href="#">Samples</a> |
| SN74LVC573ADWR    | ACTIVE        | SOIC                       | DW                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC573A                                   | <a href="#">Samples</a> |
| SN74LVC573ADWRG4  | ACTIVE        | SOIC                       | DW                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC573A                                   | <a href="#">Samples</a> |
| SN74LVC573AGQNR   | OBSOLETE      | BGA<br>MICROSTAR<br>JUNIOR | GQN                | 20   |                | TBD                        | Call TI                 | Call TI              | -40 to 85    |   |                         |
| SN74LVC573AN      | ACTIVE        | PDIP                       | N                  | 20   | 20             | Pb-Free<br>(RoHS)          | CU NIPDAU               | N / A for Pkg Type   | -40 to 125   | SN74LVC573AN                              | <a href="#">Samples</a> |
| SN74LVC573ANSR    | ACTIVE        | SO                         | NS                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC573A                                   | <a href="#">Samples</a> |
| SN74LVC573ANSRE4  | ACTIVE        | SO                         | NS                 | 20   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC573A                                   | <a href="#">Samples</a> |

| Orderable Device | Status<br>(1) | Package Type         | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5)              | Samples                 |
|------------------|---------------|----------------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|--------------------------------------|-------------------------|
| SN74LVC573APW    | ACTIVE        | TSSOP                | PW              | 20   | 70          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573APWE4  | ACTIVE        | TSSOP                | PW              | 20   | 70          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573APWG4  | ACTIVE        | TSSOP                | PW              | 20   | 70          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573APWLE  | OBSOLETE      | TSSOP                | PW              | 20   |             | TBD                     | Call TI                 | Call TI              | -40 to 85    |                                      |                         |
| SN74LVC573APWR   | ACTIVE        | TSSOP                | PW              | 20   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU   CU SN       | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573APWRE4 | ACTIVE        | TSSOP                | PW              | 20   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573APWRG4 | ACTIVE        | TSSOP                | PW              | 20   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573APWT   | ACTIVE        | TSSOP                | PW              | 20   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573APWTG4 | ACTIVE        | TSSOP                | PW              | 20   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573ARGYR  | ACTIVE        | VQFN                 | RGY             | 20   | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 125   | LC573A                               | <a href="#">Samples</a> |
| SN74LVC573AZQNR  | ACTIVE        | BGA MICROSTAR JUNIOR | ZQN             | 20   | 1000        | Green (RoHS & no Sb/Br) | SNAGCU                  | Level-1-260C-UNLIM   | -40 to 85    | LC573A                               | <a href="#">Samples</a> |
| SNJ54LVC573AFK   | ACTIVE        | LCCC                 | FK              | 20   | 1           | TBD                     | POST-PLATE              | N / A for Pkg Type   | -55 to 125   | 5962-9757501Q2A<br>SNJ54LVC573AFK    | <a href="#">Samples</a> |
| SNJ54LVC573AJ    | ACTIVE        | CDIP                 | J               | 20   | 1           | TBD                     | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9757501QR<br>A<br>SNJ54LVC573AJ | <a href="#">Samples</a> |
| SNJ54LVC573AW    | ACTIVE        | CFP                  | W               | 20   | 1           | TBD                     | A42                     | N / A for Pkg Type   | -55 to 125   | 5962-9757501QS<br>A<br>SNJ54LVC573AW | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

---

**OBSELETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54LVC573A, SN74LVC573A :**

- Catalog: [SN74LVC573A](#)
- Automotive: [SN74LVC573A-Q1](#), [SN74LVC573A-Q1](#)
- Enhanced Product: [SN74LVC573A-EP](#), [SN74LVC573A-EP](#)
- Military: [SN54LVC573A](#)

**NOTE: Qualified Version Definitions:**

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device          | Package Type         | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|----------------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LVC573ADBR  | SSOP                 | DB              | 20   | 2000 | 330.0              | 16.4               | 8.2     | 7.5     | 2.5     | 12.0    | 16.0   | Q1            |
| SN74LVC573ADGVR | TVSOP                | DGV             | 20   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74LVC573ADWR  | SOIC                 | DW              | 20   | 2000 | 330.0              | 24.4               | 10.8    | 13.3    | 2.7     | 12.0    | 24.0   | Q1            |
| SN74LVC573ANSR  | SO                   | NS              | 20   | 2000 | 330.0              | 24.4               | 9.0     | 13.0    | 2.4     | 4.0     | 24.0   | Q1            |
| SN74LVC573APWR  | TSSOP                | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.1     | 1.6     | 8.0     | 16.0   | Q1            |
| SN74LVC573APWT  | TSSOP                | PW              | 20   | 250  | 330.0              | 16.4               | 6.95    | 7.1     | 1.6     | 8.0     | 16.0   | Q1            |
| SN74LVC573ARGYR | VQFN                 | RGY             | 20   | 3000 | 330.0              | 12.4               | 3.8     | 4.8     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74LVC573AZQNR | BGA MICROSTAR JUNIOR | ZQN             | 20   | 1000 | 330.0              | 12.4               | 3.3     | 4.3     | 1.6     | 8.0     | 12.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device          | Package Type         | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|----------------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC573ADBR  | SSOP                 | DB              | 20   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74LVC573ADGVR | TVSOP                | DGV             | 20   | 2000 | 367.0       | 367.0      | 35.0        |
| SN74LVC573ADWR  | SOIC                 | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74LVC573ANSR  | SO                   | NS              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74LVC573APWR  | TSSOP                | PW              | 20   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74LVC573APWT  | TSSOP                | PW              | 20   | 250  | 367.0       | 367.0      | 38.0        |
| SN74LVC573ARGYR | VQFN                 | RGY             | 20   | 3000 | 367.0       | 367.0      | 35.0        |
| SN74LVC573AZQNR | BGA MICROSTAR JUNIOR | ZQN             | 20   | 1000 | 338.1       | 338.1      | 20.6        |

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



| DIM \ PINS ** | 14                     | 16                     | 18                     | 20                     |
|---------------|------------------------|------------------------|------------------------|------------------------|
| A             | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC | 0.300<br>(7,62)<br>BSC |
| B MAX         | 0.785<br>(19,94)       | .840<br>(21,34)        | 0.960<br>(24,38)       | 1.060<br>(26,92)       |
| B MIN         | —                      | —                      | —                      | —                      |
| C MAX         | 0.300<br>(7,62)        | 0.300<br>(7,62)        | 0.310<br>(7,87)        | 0.300<br>(7,62)        |
| C MIN         | 0.245<br>(6,22)        | 0.245<br>(6,22)        | 0.220<br>(5,59)        | 0.245<br>(6,22)        |



4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



| NO. OF<br>TERMINALS<br>** | A                |                  | B                |                  |
|---------------------------|------------------|------------------|------------------|------------------|
|                           | MIN              | MAX              | MIN              | MAX              |
| 20                        | 0.342<br>(8,69)  | 0.358<br>(9,09)  | 0.307<br>(7,80)  | 0.358<br>(9,09)  |
| 28                        | 0.442<br>(11,23) | 0.458<br>(11,63) | 0.406<br>(10,31) | 0.458<br>(11,63) |
| 44                        | 0.640<br>(16,26) | 0.660<br>(16,76) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 52                        | 0.740<br>(18,78) | 0.761<br>(19,32) | 0.495<br>(12,58) | 0.560<br>(14,22) |
| 68                        | 0.938<br>(23,83) | 0.962<br>(24,43) | 0.850<br>(21,6)  | 0.858<br>(21,8)  |
| 84                        | 1.141<br>(28,99) | 1.165<br>(29,59) | 1.047<br>(26,6)  | 1.063<br>(27,0)  |




4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - Falls within JEDEC MS-004

GQN (R-PBGA-N20)


PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-285 variation BC-2.
  - D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.

ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-285 variation BC-2.
  - D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGV (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN




4073251/E 08/00

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013 variation AC.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



4040064-5/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE


28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
  - Package complies to JEDEC MO-241 variation BA.

RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |  |
|------------------------------|--|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>   |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>   |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |  |
|-------------------------------|--|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)