

125 MHz AMPLIFIER AND DIVIDER-BY-32/33

The silicon monolithic integrated circuit SAA1059 is designed as a programmable-ratio divide-by-32/33 prescaler. It is intended for use in digital radio tuning systems and frequency counters in radio applications with an input frequency range from 0,5 to 125 MHz. The high-frequency inputs are differential inputs of a preamplifier for handling a.m. as well as f.m. oscillator signals. One output set provides complementary ECL levels by emitter followers and a second output buffer set is intended to drive MOS circuits by open collectors.




Fig. 1 Block diagram.

$V_{CC2} = 5 \text{ V}$ (see Fig. 6)
 $V_{EE} = 0 \text{ V}$ (ground)
Pin 16 preferably connected to V_{EE}

QUICK REFERENCE DATA

Supply voltage	V_B V_{CC2}	max. typ.	14 $5 \pm 10\%$ V	V
Input frequency range	f_i		0,5 to 125 MHz	
Input voltage range	$V_i(\text{rms})$		5 to 100 mV	
$f = 0,5 \text{ to } 30 \text{ MHz}$	$V_i(\text{rms})$		10 to 100 mV	
$f = 30 \text{ to } 125 \text{ MHz}$				
Total power dissipation up to $T_{amb} = 60^\circ\text{C}$	P_{tot}	typ.	760 mW	

PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).




Fig. 3 Circuit diagram.






Fig. 4 Timing diagrams of programmable frequency dividing.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V _{CC2}	max.	7 V
Output supply voltage (pins 7 and 8, R _L = 470 Ω)	V _B	max.	14 V
Input voltage	V _I	0 to	V _{CC}
Total power dissipation up to T _{amb} = 60 °C	P _{tot}	max.	760 mW
Storage temperature	T _{stg}	-25 to + 125	°C
Operating ambient temperature	T _{amb}	-20 to + 80	°C

CHARACTERISTICS

V_{EE} = 0 V; V_{CC} = 5 V; V_B = 9 V; T_{amb} = 25 °C; unless otherwise specified.

Supply current (I ₃ + I ₁₀ + I ₁₂ + I ₁₄)*	I _{CC}	typ.	110 mA
Count input voltage*		<	135 mA
A.M. (0,5 MHz to 30 MHz) pin 5	V _{i(rms)}	5 to 100	mV
F.M. (30 MHz to 125 MHz) pin 4	V _{i(rms)}	10 to 100	mV
A.C. input impedance at 1 MHz	Z _{4, Z₅}	>	1 kΩ
Count mode input (pin 13)			
input voltage for division-ratio 32	V _{CML}	<	2 V
input voltage for division-ratio 33	V _{CMH}	>	3 V
input impedance	Z ₁₃	1 to 1,5	kΩ
Set-up time changing the division-ratio from 32 to 33 or vice versa	t _{su}	typ.	50 ns
Reset (pin 15)			
input voltage reset	V _{RL}	<	2 V
input voltage no reset	V _{RH}	>	3 V
input impedance	Z ₁₅	1,7 to 2,6	kΩ
Emitter follower outputs (pins 9 and 11)			
output voltage; R _L = 4,7 kΩ to ground	V _{OH}	>	3,7 V
	V _{OL}	<	3,3 V
Open collector outputs (pins 7 and 8)			
V _B = 11 V; R _L = 470 Ω; I _B ≤ 20 mA	V _{OH}	>	9 V
Output voltage HIGH	V _{OL}	<	2 V
Output voltage LOW			

CHARACTERISTICS (continued)

Open collector outputs (pins 7 and 8)
transition times, no capacitive load





Fig. 5 Triggering level requirements.

* See Fig. 6.



APPLICATION INFORMATION




Fig. 7 A practical digital frequency synthesizer.