


**PRODUCT / PROCESS CHANGE NOTIFICATION**

**1. PCN basic data**

<b>1.1 Company</b>		STMicroelectronics International N.V
<b>1.2 PCN No.</b>	AMS/23/14218	
<b>1.3 Title of PCN</b>	New Bumping Process for LD39130SJxx products (Power Management BU)	
<b>1.4 Product Category</b>	See product list	
<b>1.5 Issue date</b>	2023-07-19	

**2. PCN Team**

<b>2.1 Contact supplier</b>	
<b>2.1.1 Name</b>	Robert Goodman
<b>2.1.2 Phone</b>	+1 6024856271
<b>2.1.3 Email</b>	robert.goodman@st.com
<b>2.2 Change responsibility</b>	
<b>2.2.1 Product Manager</b>	Marcello SAN BIAGIO
<b>2.1.2 Marketing Manager</b>	Salvatore DI VINCENZO
<b>2.1.3 Quality Manager</b>	Giuseppe LISI

**3. Change**

<b>3.1 Category</b>	<b>3.2 Type of change</b>	<b>3.3 Manufacturing Location</b>
Transfer	Line transfer for a full process or process brick (process step, control plan, recipes) from one site to another site: Wafer fabrication	SCS (Stats Chippac Singapore)

**4. Description of change**

	<b>Old</b>	<b>New</b>
<b>4.1 Description</b>	Printing Bumping Process   ASE, Taiwan	Ball Drop Bumping Process   SCS (Stats Chippac Singapore)
<b>4.2 Anticipated Impact on form,fit, function, quality, reliability or processability?</b>	No impact on the Electrical, Mechanical, Quality and Reliability Characteristics.	

**5. Reason / motivation for change**

<b>5.1 Motivation</b>	Following ASE communication about the termination of the current Printing Bumping Process, by DEC 2022, the Power Management BU plans to qualify and implement a New Bumping Process for LDO Devices. The new Bumping process will be implemented in SCS (Stats Chippac Singapore) OSAT. No change to the Package Outline Assembly (mechanical) and electrical characteristics (datasheet). No other change is made with respect to this PCN. Wafer diffusion as well as Testing & Finishing/ DPS remain unchanged both in terms of flow and location
<b>5.2 Customer Benefit</b>	SERVICE CONTINUITY

**6. Marking of parts / traceability of change**

<b>6.1 Description</b>	The traceability of the new parts will be ensured by physical Die Level and Lot Level codification.
------------------------	---

**7. Timing / schedule**

<b>7.1 Date of qualification results</b>	2023-07-12
<b>7.2 Intended start of delivery</b>	2023-10-30
<b>7.3 Qualification sample available?</b>	Upon Request

**8. Qualification / Validation**

<b>8.1 Description</b>	14218 13522 RER 1705W2022 LD39130SJ18R LD39130SJ33R WLCSP STS rev1.pdf		
<b>8.2 Qualification report and qualification results</b>	Available (see attachment)	<b>Issue Date</b>	2023-07-19

**9. Attachments (additional documentations)**

14218 Public product.pdf  
14218 13522 RER 1705W2022 LD39130SJ18R LD39130SJ33R WLCSP STS rev1.pdf

**10. Affected parts**

10. 1 Current		10.2 New (if applicable)
10.1.1 Customer Part No	10.1.2 Supplier Part No	10.1.2 Supplier Part No
	LD39130SJ10R	
	LD39130SJ12R	
	LD39130SJ25R	
	LD39130SJ29R	
	LD39130SJ30R	
	LD39130SJ41R	

## **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved



## Public Products List

Public Products are off the shelf products. They are not dedicated to specific customers, they are available through ST Sales team, or Distributors, and visible on ST.com

**PCN Title** : New Bumping Process for LD39130SJxx products (Power Management BU)

**PCN Reference** : AMS/23/14218

**Subject** : Public Products List

Dear Customer,

Please find below the Standard Public Products List impacted by the change.

LD39130SJ10R	LD39130SJ30R	LD39130SJ41R
LD39130SJ12R	LD39130SJ29R	LD39130SJ25R

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

## Reliability Evaluation Report

LD39130SJ18R, LD39130SJ33R  
New Bumping Process SCS

General Information		Location	
Product Line	UAD601, UAP101	Wafer Fab	AR2F-Agrate R2
P/N	LD39130SJ33R, LD39130SJ18R	Assembly plant	SCS - Stats Chippac Singapore
Product Division	AMS		
Package	Ultra-small CSP 4		
Silicon Process Technology	BCD8SP		
Results			
		Reliability Assessment	PASS

### DOCUMENT INFORMATION

Version	Date	Pages	Prepared by	Approved by	Comment
1.0	5/11/2022	4	Ivan Grasso	Giuseppe Lisi	

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.

---

## TABLE OF CONTENTS

<b>1</b>	<b>APPLICABLE AND REFERENCE DOCUMENTS .....</b>	<b>3</b>
<b>2</b>	<b>GLOSSARY .....</b>	<b>3</b>
<b>3</b>	<b>RELIABILITY EVALUATION OVERVIEW.....</b>	<b>3</b>
3.1	OBJECTIVES .....	3
3.2	CONCLUSION .....	3
<b>4</b>	<b>TESTS RESULTS SUMMARY .....</b>	<b>4</b>
4.1	TEST PLAN AND RESULTS SUMMARY .....	4

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.

## **1 APPLICABLE AND REFERENCE DOCUMENTS**

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits
062-0101 Rev AD	General Qualification Procedure For Integrated Circuits

## **2 GLOSSARY**

	Short description
T <sub>j</sub>	Temperature at junction of the device
T <sub>A</sub>	Temperature of ambient air
RH	Relative Humidity
V <sub>cc max</sub>	Max Operative Voltage

## **3 RELIABILITY EVALUATION OVERVIEW**

### **3.1 Objectives**

This document is intended to provide reliability plan for LD39130SJ18R and LD39130SJ33R in BCD8 process technology, a very low quiescent current linear regulator IC in Ultra small CSP 4 at SCS - Stats Chippac Singapore.

### **3.2 Conclusion**

Qualification requirements have been fulfilled without exception. Reliability tests have shown that the devices behave correctly against environmental tests (no failure). The stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime.

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



## 4 TESTS RESULTS SUMMARY

ST refers to the JEDEC standard JESD47 when conducting reliability tests for the qualification of new product.

### 4.1 Test plan and results summary

Table 1. Package qualification tests

Stress (Abbv.)	Ref.	Conditions	Requirements			Notes	
			# Lot	SS	Duration		Pass Criteria (Fails / Tested)
MSL Preconditioning Must be performed prior to: THB, HAST, TC, AC, & UHAST	JESD22 A113 J-STD-020	Preconditioning: (Test @ Rm) SMD only; Moisture Preconditioning for THB/HAST, AC/UHST, TC, & PTC; Peak Reflow Temp = 260C	MSL1				
High Temperature Storage Life (HTSL)	JESD22 A103	T <sub>A</sub> ≥ 150°C	3 Lots	231	1000hrs	0/231	
Temperature-HumidityBias (THB)	JESD22 A101	THB, 85°C, 85% RH Vcc max	3 Lots	231	1000hrs	0/231	1
Unbiased HAST (UHAST)	JESD22 A118	130 °C / 85% RH	3 Lots	231	96hrs	0/231	1
Temperature Cycling (TC)	JESD22 A104	G -40°C to +125°C	3 Lots	231	850cycles	0/231	1

Table 2. Assembly integrity Tests

Stress (Abbv.)	Ref.	Conditions	Requirements			Notes
			# Lot	SS	Pass Criteria (Fails / Tested)	
Solderability	J-STD-002	>95% Lead coverage	3	5 units / 60 terminations	0/60	
Solder Ball Shear	JESD22 B117	Characterization (all balls for 10 units)	3	5 units / All balls	0/60	

Notes:

1. Preconditioning with soak per J-STD-020 at rated moisture sensitivity level prior to acceleration stress testing.

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.