



## Dual electronic fuse for 5 V and 12 V rails with reverse current blocking



DFN10 (2 x 3 mm)

#### Maturity status link

STEF512SRX

#### **Features**

- 5 V and 12 V channels into one chip
- · 25 V absolute maximum input voltage
- · Precise output overvoltage clamp
- Fixed overcurrent protection for both channels
- Reverse current protection on 5 V channel
- · Thermal protection
- Available in auto-retry version
- · Input undervoltage lockout
- · Adjustable output voltage slew rate
- Integrated 45 mΩ power MOSFETs
- SAS disable pin
- · Current monitor pin selection
- · Current monitor output in a single pin for both rails
- DFN10 (2 x 3 mm) package

#### **Applications**

- HD and SSD
- · Hard disk arrays and NAS
- · Hot plug protections

#### **Description**

The STEF512SRX is an integrated dual electronic fuse, designed to protect circuitry on the output from overcurrent and overvoltage events, in those applications requiring hot swap operation and inrush current control.

The device embeds two electronic fuses, one for the 5 V rail and one for the 12 V rail. Thanks to the very low on-resistance of the integrated power MOSFETs, the voltage drop from the main supply to the load is very low during normal operation.

The 5 V channel provides a reverse blocking feature, preventing current flow to the input in case of brown-out or shutdown.

The start-up time is internally controlled by a dedicated slew rate circuit. In this way the inrush current at startup can be kept under control.

The maximum load current is precisely limited, by utilizing a sense FET topology, to factory-defined values.

The device also provides precise overvoltage clamp for each channel, preventing the load being damaged from power supply failures, and undervoltage lockout (UVLO), assuring that the input voltage is above the minimum operating threshold, before the power is turned on.

When an overload condition occurs, the STEF512SRX limits the output current to the predefined safe value. If the anomalous overload condition persists, the device goes into thermal shutdown, the internal switch is opened and the load is disconnected from the power supply.

Load current on each channel can be accurately monitored by reading the signal on the  $I_{\text{MON}\ 5/12}$  pin.



# 1 Diagram

Figure 1. Block diagram  $V_{\text{OUT\_12}}$ V<sub>IN\_12</sub> 🛱  $I_{MON\_5}\ I_{MON\_12}$ CHARGE 12V CURRENT Thermal MON\_SEL Current **PUMP** LIMIT Protection Driver monitor  $I_{\rm MON\_5/12}$  $\underbrace{V_{IN\_5}}_{T}\underbrace{V_{IN\_12}}_{L}$ SS<sub>5</sub> dV/dt UVLO **CONTROL LOGIC** control  $\overline{\text{EN}}$ **ENABLE** SS<sub>12</sub> Į Š CURRENT Thermal CHARGE 5V PLP LIMIT Protection **PUMP** Driver **DRIVER** V<sub>IN\_5</sub>  $V_{\text{OUT\_5}}$ 

GND

DS13826 - Rev 1 page 2/27



# Pin configuration

Figure 2. Pin connection (top view)




Table 1. Pin description

Symbol	Pin	Description		
V <sub>IN_12</sub>	1	12 V rail supply voltage.		
SS <sub>12</sub>	2	If not connected, default start-up time of 12 V channel is 13 ms. If bypassed to GND with Css, the start-up time can be increased to more than 13 ms. Leave the pin floating if not used.		
SS <sub>5</sub>	SS <sub>5</sub> If not connected, default start-up time of 5 V channel is 13 ms. If bypa with Css, the start-up time can be increased to more than 13 ms. Lea floating if not used.			
GND	4	Ground.		
V <sub>IN_5</sub>	5	5 V rail supply voltage.		
V <sub>OUT_5</sub>	6	5 V rail output voltage.		
I <sub>MON_5/12</sub>	7	Current monitoring for 5 V or 12 V rail.		
I <sub>MON_SEL</sub>	8	Current monitoring selection pin. If connected to GND, pin 7 shows the $I_{MON\_5}$ value. If connected to high level voltage or left floating it shows the $I_{MON\_12}$ value. This pin is pulled up to 3.3 V via 750 k $\Omega$ resistor.		
I FN I U I I I I		SAS disable input: set this pin logic-low to turn on the device, high to turn off the device. This pin is internally pulled down to GND via 3.3 $\mbox{M}\Omega$ resistor.		
V <sub>OUT_12</sub>	10	12 V rail output voltage.		

DS13826 - Rev 1 page 3/27



# 3 Typical application

Figure 3. Typical application circuit

Note:  $C_{SS_5}$  and  $C_{SS_{12}}$  are optional.

DS13826 - Rev 1 page 4/27



## 4 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V	5 V supply voltage	-0.3 to 25	V
V <sub>IN_5</sub>	Negative transient tolerance (< 1 ms)	-3	V
V	12 V supply voltage	-0.3 to 25	V
V <sub>IN_12</sub>	Negative transient tolerance (< 1 ms)	-3	V
V <sub>OUT_5</sub>	5 V output voltage	-0.3 to 7	V
V	42 V subsubusibars	-0.3 to V <sub>IN</sub> + 0.3	V
V <sub>OUT_12</sub>	12 V output voltage	(18 V max.)	V
SSx	Soft-start pin voltage	-0.3 to 7	V
I <sub>OUT_5</sub>	Continuous output current (1)	3.6	А
I <sub>OUT_12</sub>	Continuous output current (1)	3.6	А
V <sub>EN</sub> , I <sub>MON_SEL</sub>	Enable pin, I <sub>MON</sub> selection	-0.3 to 7	V
I <sub>MON_5,12</sub>	Monitor pins voltage	-0.3 to 7	V
ESD	Charge device model	± 500	V
ESD	Human body model	± 2000	V
T <sub>J-OP</sub>	Operating junction temperature (2)	-40 to 125	°C
T <sub>STG</sub>	Storage temperature	-55 to 150	°C

<sup>1.</sup> This value can be applied for guaranteed lifetime. Higher value can be applied for a time lower than 200 ms. The maximum allowable power dissipation is a function of the maximum operative junction temperature of 125 °C, the junction-to-ambient thermal resistance  $R_{th,JA}$ , and the ambient temperature  $T_A$ . It can be estimated by:  $P_{D(MAX)} = (125 - T_A) / R_{th,JA}$ . Exceeding the maximum allowable power dissipation produces overheating that may cause thermal shutdown.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient	82	°C/W
R <sub>thJC</sub>	Thermal resistance junction-case	12	°C/W

1. Based on JESD51-7, 4-layer PCB.

DS13826 - Rev 1 page 5/27

<sup>2.</sup> The thermal limit is set above the maximum thermal rating. It is not recommended to operate the device at temperatures greater than the maximum ratings for extended periods of time.



# 5 Electrical characteristics

 $T_{J} = 25~^{\circ}C,~V_{IN\_5} = 5~V,~V_{IN\_12} = 12~V,~V_{\overline{EN}} = 0~V,~C_{IN} = 1~\mu\text{F},~C_{OUT} = 10~\mu\text{F},~unless~otherwise~specified}.$ 

Table 4. Electrical characteristics for STEF512SRX

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
5 V eFuse						
V <sub>IN_5</sub>	Operating input voltage		4.5		V <sub>Clamp_5</sub>	V
V <sub>Clamp_5</sub>	Output clamping voltage	V <sub>IN_5</sub> = 8 V	5.5	5.7	5.9	V
V	Lindon voltago lo ekout	Turn-on, voltage rising	3.9	4.0	4.1	V
V <sub>UVLO_5</sub>	Undervoltage lockout	Hysteresis		0.3		V
D	On registance	T <sub>J</sub> = 25 °C, I <sub>OUT_05</sub> = 0.5 A		45		mΩ
R <sub>DSon_5</sub>	On-resistance	T <sub>J</sub> = 125 °C <sup>(1)</sup>			70	11122
I <sub>L_5</sub>	Off-state leakage current	$V_{\overline{EN}} = 5 \text{ V}, V_{\overline{OUT}_5} = \overline{GND}$			1	μΑ
	PLP reverse leakage	$V_{\overline{EN}} = 0 \text{ V}, V_{\overline{OUT_5}} = 5 \text{ V},$			4	
I <sub>PLP_5</sub>	current	$V_{IN_5} < V_{UVLO_5}$			1	μA
		$V_{\overline{EN}} = 0V$ , $V_{OUT_5} = 5 V$ ,				
$T_PLP$	PLP intervention time (2)	$V_{IN_{5}} < V_{UVLO_{5}}, I_{PLP_{5}} < 1 \mu A,$		600		ns
		(see Section 6.8 )				
I <sub>TRIP_5</sub>	Overcurrent trip point (2)			3.6		Α
I <sub>HOLD_5</sub>	Overload current limit	V <sub>OUT_5</sub> > 2.5 V	2.9	3.1	3.3	Α
I <sub>SHORT_5</sub>	Short-circuit current (2)	V <sub>OUT_5</sub> < 2.5 V		1.75		Α
dV/dt <sub>5</sub>	Output voltage ramp time	From 10% to 90% of V <sub>OUT</sub> ,	10.5	13	15.5	ms
	Output voltage ramp time	C <sub>SS_5</sub> floating		10		1113
	Current monitor output current gain					
A <sub>I_5</sub>	I <sub>MON_5</sub> / I <sub>OUT_5</sub>	I <sub>OUT_5</sub> > = 100 mA	26	28.5	31	μA/A
12 V eFuse						
V <sub>IN_12</sub>	Operating input voltage		10.5		V <sub>Clamp_12</sub>	V
V <sub>Clamp 12</sub>	Output clamping voltage	V <sub>IN 12</sub> = 17 V	14.5	15	15.5	V
V <sub>UVLO_12</sub>	Undervoltage lockout	Turn-on, voltage rising	7.7	8.5	9.3	V
V <sub>Hyst_12</sub>	UVLO hysteresis	Turn-off, voltage falling		0.8		V
1190_12		$T_J = 25 ^{\circ}\text{C},  I_{OUT 12} = 0.5 \text{A}$		40		_
R <sub>DSon_12</sub>	On-resistance	T <sub>.1</sub> = 125 °C <sup>(1)</sup>			70	mΩ
I <sub>L_12</sub>	Off-state leakage current	$V_{\overline{\text{EN}}} = 5 \text{ V, V}_{\text{OUT } 12} = \text{GND}$			1	μA
I <sub>TRIP_12</sub>	Overcurrent trip point (2)	TEN 0 1, 1001_12 0.12		3.6	'	A
I <sub>HOLD_12</sub>	Overload current limit	V <sub>OUT 12</sub> > 7.5 V	2.9	3.1	3.3	A
I <sub>SHORT_12</sub>	Short-circuit current (2)	V <sub>OUT 12</sub> < 7.5 V	2.0	1.75	0.0	A
·3HUK1_12	Current monitor output	-001_12 - 7.00 •		1.75		
A <sub>I_12</sub>	current gain	I <sub>OUT_12</sub> > = 100 mA	27.5	30	32.5	μA/A
_	I <sub>MON_12</sub> / I <sub>OUT_12</sub>					

DS13826 - Rev 1 page 6/27



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
d\//dt	Output valte as seem the	From 10% to 90% of V <sub>OUT</sub> ,	40.5	40	15.5	
dV/dt <sub>_12</sub>	Output voltage ramp time	C <sub>SS_12</sub> floating	10.5	13		ms
Common f	eatures					
V <sub>IL</sub>	Low level input voltage, EN pin	Output enabled			0.7	V
V <sub>IH</sub>	High level input voltage, EN pin	Output disabled	1.7			V
R <sub>Pull-down</sub>	Pull-down resistor on EN	Connected to GND		3.3		ΜΩ
IEN	EN consumption	V <sub>EN</sub> = 5 V		1.5		μA
V <sub>IL_IMSL</sub>	I <sub>MON_SEL</sub> low level input voltage	I <sub>MON_5/12</sub> pin outputs I <sub>MON_5</sub>			0.7	V
V <sub>IH_IMSL</sub>	I <sub>MON_SEL</sub> high level input voltage	I <sub>MON_5/12</sub> pin outputs I <sub>MON_12</sub>	1.6			V
V <sub>pull1</sub>	Pull-up (I <sub>mon_sel</sub> )			3.3		V
R <sub>Pull-up</sub>	Pull-up resistor on I <sub>mon_sel</sub>			750		kΩ
T <sub>DELAY</sub> (2)	Startup output delay time	EN set to low state		500		μs
	0 : 4 (0)(0)	Device operating, no load		400	600	μA
Iq	Quiescent current (GND)	Off-state, V <sub>EN</sub> = 5 V		8		μA
Thermal p	rotection		'			
TSD (2)	Shutdown temperature			165		°C
190 (2)	Hysteresis			30		

Values across temperature range are guaranteed by design/correlation and tested in production only at ambient temperature.

Table 5. Recommended operating condition

Symbol	Parameter	Min.	Тур.	Max	Unit
C <sub>IN</sub>	Input capacitance	1	10		
C <sub>OUT</sub>	Output capacitance	10	47		μF
C <sub>IMON_x</sub>	Monitor pin filter capacitor	1	10		nF
R <sub>IMONx</sub>	Monitor pin resistor		10		kΩ

DS13826 - Rev 1 page 7/27

<sup>2.</sup> Guaranteed by design, but not tested in production.



## 6 Device functional description

The STEF512SRX embeds a 5 V and a 12 V electronic fuse (eFuses). Each eFuse can limit the voltage or the current during fault events, such as input overvoltage or output overload, respectively. For this purpose, it contains 2 hysteretic control loops, one limiting the output voltage and one limiting the input current.

The current limiting loop is also used during the start-up phase of the eFuse to limit the inrush current into the output capacitor.

During normal operation, the eFuse behaves as a low-resistance power FET, therefore the output voltage follows the input one. In case of overvoltage or overcurrent event, the eFuse limits the  $V_{GS}$  of the internal FET, to clamp the output voltage or current respectively. During such events the die temperature increases due to the power dissipation and so, if the fault persists and the overtemperature threshold is overcome, the device goes into thermal shutdown, the internal FET is turned off and the load disconnected from the power supply.

### 6.1 Undervoltage lockout

Undervoltage lockout circuit prevents each eFuse from turning on if the supply voltage is below the UVLO rising threshold. During operation, if the input voltage of one channel falls below  $(V_{UVLO_x} - V_{Hyst_x})$ , the outputs of both channels are turned off simultaneously.

#### 6.2 Start-up sequence and voltage clamp

Each eFuse provides factory-trimmed undervoltage lockout feature.

The typical start-up sequence of the eFuse is described below and shown in Figure 4, as follows:

- The power supply is connected to the V<sub>IN\_x</sub> pins and both 5 V and 12 V input voltages are higher than the undervoltage lockout threshold.
- The disable pin (EN) is connected to GND or left floating by the user to enable the device.
- Typically 500 µs after the eFuse starts ramping up the output voltage. Each channel ramps up with the default or user-defined value.
- If the input voltage continues rising, above the overvoltage threshold (V<sub>Clamp\_x</sub>), as a consequence of a failure in the power supply, the eFuse limits the output voltage to V<sub>Clamp\_x</sub>. The eFuse keeps operating in this state until overtemperature threshold is reached and then it shuts down. The power MOSFET remains in an off-state until the die temperature drops below the hysteresis value. Once this happens, the internal auto-retry circuit attempts to reset the device.

#### 6.3 Soft-start function

In order to reduce the inrush current the device starts with a controlled slew rate.

- If SS<sub>12</sub> and SS<sub>5</sub> pins are floating the device starts with an internal controlled slew rate of 13 ms on both channels.
- The soft-start time can be increased from 13 ms to higher values, by connecting the external C<sub>SS\_X</sub> capacitors.
- At each new startup the internal circuitry choses the longer slew rate between the default internal one (13 ms) and the one set by C<sub>SS X</sub>

During the start-up phase the foldback current limit is disabled, the current limit is set to  $I_{HOLD_X}$  value. Given the desired time interval  $\Delta t$ , the capacitance to be added on the  $C_{SS_X}$  pin with nominal input voltage  $V_{IN_{12}} = 12 \text{ V}$ ,  $V_{IN_{5}} = 5 \text{ V}$  can be calculated using the following theoretical formula, valid for  $C_{SS_X} > 100 \text{ nF}$ .

$$\Delta t \ [ms] = C_{SS} \ \chi [nF] \times 0.13 \tag{1}$$

DS13826 - Rev 1 page 8/27





Figure 4. Typical start-up sequence (Enable after V<sub>IN</sub> rise)

Figure 5. Typical start-up sequence (Enable during V<sub>IN</sub> rise)



#### 6.4 Enable pin

The device provides an SAS-compliant chip disable pin  $(\overline{EN})$ . The pin is internally pulled down to GND via 3.3 M $\Omega$ .

If this function is not needed in the application, it can be left floating. As soon as the input voltage of both channels is higher than the UVLO thresholds, the device ON/OFF status depends on the enable pin as described in the above images.

### 6.5 Current limit function after startup

Each eFuse provides 2 kinds of current limit protection mechanisms (see Figure 6):

- Operative current limit (I<sub>HOLD\_X</sub>) for both channels, active once the output voltage reaches the input voltage.
- Short-circuit current limit (I<sub>SHORT\_x</sub>) is applied when the output voltage falls below the short-circuit detection thresholds (2.5 V for the 5 V eFuse and 7.5 V for the 12 V eFuse).

DS13826 - Rev 1 page 9/27






Figure 6. Current limit function graph (5 V and 12 V channels)

#### 6.6 eFuse current monitor

Each channel is equipped with a current monitoring feature that allows the host processor to read the current flowing through the fuse. To use only one ADC converter, the  $I_{MON\_5/12}$  pin is able to manage both outputs current information, thanks to a current monitoring selection pin ( $I_{MON\_SEL}$ ).

If  $I_{MON\_SEL}$  is connected to GND, the pin 7 outputs the  $I_{MON\_5}$  signal. If  $I_{MON\_SEL}$  is set to high level, pin 7 outputs the  $I_{MON\_12}$  signal.

The  $I_{MON_x}$  signal is a current proportional to the relevant channel load current, by factor  $A_{I_x} = I_{MON_x} / I_{OUT_x}$ . This current is imposed on an external  $R_{MON_x}$ , converting the sensing current into voltage for further processing by the host system (see Figure 7).




Figure 7. Current monitor simplified circuit

Current monitoring circuit is also equipped with an internal clamp that limits the voltage on the pin at a static value of 1.8 V. Bypassing the pin to GND with a minimum  $C_{MON}$  of 1 nF is recommended as it avoids voltage spikes during fast output current transition.

#### 6.7 Thermal shutdown

If the device temperature exceeds the thermal threshold, typically 165 °C, the thermal shutdown circuitry turns the power MOSFET off, thus disconnecting the load. The power MOSFET remains in an off-state until the die temperature drops below the hysteresis value. Once this happens, the internal auto-retry circuit attempts to reset the device.

The device is also equipped with a differential thermal protection that avoids damage in case of fast thermal gradients inside the chip. When the differential thermal protection is activated, both the channels are switched off. This protection works in auto-retry mode without soft-start phase.

DS13826 - Rev 1 page 10/27



### 6.8 Reverse current blocking feature on the 5 V channel

The 5 V eFuse contains a second power transistor (ISOFET) connected in a back-to-back configuration with the main one, to prevent significant current flowing back from the 5 V output into the 5 V input, in case of input short to ground, brown-out or deep input voltage glitch. The simplified structure is shown in Figure 8. The ISOFET is controlled by the UVLO circuit and by a reverse comparator, which continuously monitors the voltage difference between the  $V_{\text{IN}}$  5 and  $V_{\text{OUT}}$  5.

eFuse 5V channel

V<sub>OUT\_5</sub>

COUT\_5

Reverse comparator

Undervoltage

Figure 8. 5 V eFuse diagram

As soon as the reverse comparator detects significant negative voltage across the 5 V eFuse (typically 50 mV), the M2 transistor is turned off immediately. M2 can be turned back on only if the voltage drop across the eFuse has become zero (no negative current). However, in case of slow  $V_{IN\_5}$  decay, the  $V_{OUT\_5}$  voltage follows the  $V_{IN\_5}$  because of the output capacitor being discharged through the eFuse into the  $V_{IN\_5}$ , hence no significant negative voltage is generated across the eFuse. In that case the UVLO circuit serves as a "stop loss" feature, i.e. the information from the reverse comparator is overridden by the  $V_{IN\_5}$  undervoltage lockout and M2 is forced to turn off

As soon as the UVLO threshold has been reached again, the eFuse restarts with normal soft-start cycle.

#### 6.9 External capacitors and application suggestions

Input and output capacitors are mandatory to reduce the transient effects of stray inductances which may be present on the input and output power paths. In fact, when the STEF512SRX interrupts the current flow, input inductance generates a positive voltage spike on the input, and output inductance generates a negative voltage spike on the output. To reduce the effects of such transients, a  $C_{IN}$  capacitor of at least 1  $\mu$ F (including derating effects) must be connected between the input pin and GND and placed as close as possible to the device. For the same reason, a  $C_{OUT}$  capacitor of at least 10  $\mu$ F must be connected at the output port.

When the device is connected to the power supplies by means of long wires, whose inductance is higher than 1  $\mu$ H, the input capacitor should be increased.

It is suggested to provide for additional protections and methods for addressing these transients, such as:

- Minimizing inductance of the input and output tracks
- TVS diodes on the input to absorb inductive spikes placed as close as possible to input pins
- Schottky diode on the output to absorb negative spikes
- Combination of ceramic and electrolytic capacitors on the input and output.

DS13826 - Rev 1 page 11/27



# 7 Typical characteristics

The following plots refer to the typical application circuit with  $V_{CC\_12}$  = 12 V,  $V_{CC\_5}$  = 5 V,  $I_{OUT\_12}$  =  $I_{OUT\_5}$  = 0 A, SS\_5 and SS\_12 floating,  $\overline{EN}$  set to low state and unless otherwise noted, at  $T_A$  = 25 °C.

Figure 9. Quiescent current vs. temperature (ON Mode)




Figure 10. Quiescent current vs. temperature (OFF Mode)




Figure 11. R<sub>DS ON</sub> 12 V eFuse vs. temperature





Figure 12. R<sub>DS ON</sub> 5 V eFuse vs. temperature



DS13826 - Rev 1 page 12/27



Figure 13. 12 V eFuse voltage clamp vs. temperature




Figure 14. 5 V eFuse voltage clamp vs. temperature




Figure 15. UVLO 5 V eFuse vs. temperature




Figure 16. UVLO 12 V eFuse vs. temperature




Figure 17. 5 V eFuse overload current limit vs. temperature





Figure 18. 12 V eFuse overload current limit vs. temperature




DS13826 - Rev 1 page 13/27





Figure 19. Soft-start time vs. temperature  $C_{SS_5} = C_{SS_{12}} = 100nF$ 18.0 17.0 16.0 15.0 [ms] dV/dt [ 13.0 12.0 11.0 10.0 75 100 125 150 Temperature [°C]

Figure 21. I<sub>MON\_SEL</sub> pin threshold vs. temperature

1.8
1.6
1.4
1.2
2.
1.0
0.8
0.8
0.0
0.4
0.2
-50 -25 0 25 50 75 100 125 150
Temperature [°C]








DS13826 - Rev 1 page 14/27





Figure 25. Startup via input voltage (Hot-plug) 5 V


V<sub>IN\_12</sub> = 12 V, V<sub>IN\_5</sub> = from 0 V to 5 V, I<sub>OUT\_12</sub> = 0 mA, I<sub>OUT\_5</sub> = 0 mA

STANGE SYGNETYOLING SOM
STANGE STANGE









DS13826 - Rev 1 page 15/27



Figure 31. Startup into voltage clamp (12 V eFuse)

V<sub>IN\_122</sub> = from 0 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_122</sub> = 100 mA, I<sub>OUT\_5</sub> = 0 mA, trise = 10 µs

\*\*DIMPLY VOLTAGE\*\*

\*\*DIMPLY VOLTAGE

Figure 32. Voltage clamp during operation (5 V eFuse)

V<sub>N\_12</sub> = 12 V, V<sub>N\_5</sub> = from 5 V to 8 V, I<sub>OUT\_12</sub> = 0 mA, I<sub>OUT\_5</sub> = 400 mA

V<sub>N\_12</sub> = 12 V, V<sub>N\_5</sub> = from 5 V to 8 V, I<sub>OUT\_12</sub> = 0 mA, I<sub>OUT\_5</sub> = 400 mA

V<sub>N\_12</sub> = 12 V, V<sub>N\_5</sub> = from 5 V to 8 V, I<sub>OUT\_12</sub> = 0 mA, I<sub>OUT\_5</sub> = 400 mA

V<sub>N\_12</sub> = 12 V, V<sub>N\_5</sub> = from 5 V to 8 V, I<sub>OUT\_5</sub> = 0 mA, I<sub>OUT\_5</sub> = 400 mA

V<sub>N\_12</sub> = 12 V, V<sub>N\_5</sub> = from 5 V to 8 V, I<sub>OUT\_5</sub> = 0 mA, I<sub>OUT\_5</sub> = 400 mA

Figure 33. Voltage clamp during operation (12 V eFuse)

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA


V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA


V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA


V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA

V<sub>IN\_12</sub> = from 12 V to 18 V, V<sub>IN\_13</sub> = 5 V, I<sub>OUT\_12</sub> = 400 mA, I<sub>OUT\_5</sub> = 0 mA







DS13826 - Rev 1 page 16/27



Figure 38. Overcurrent protection during operation (5 V eFuse)

V<sub>IN\_12</sub> = 12 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_12</sub> = 2 A, I<sub>OUT\_5</sub> = from 0 mA to current limit (constant voltage load)

TRIP

HOLD

SHORT

SHORT

Sombide 10,23 6 M

S

Figure 39. Overcurrent protection during operation (12 V eFuse)


V<sub>IN\_122</sub> = 12 V, V<sub>IN\_5</sub> = 5 V, I<sub>OUT\_5</sub> = 1 A, I<sub>OUT\_12</sub> = from 0 mA to current limit (constant voltage load)


ITRIP


ITRIP

I MO N<sub>1</sub>20 8M

I MO N<sub>2</sub>20 8M







DS13826 - Rev 1 page 17/27




## 8 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


### 8.1 DFN10 (2 x 3 mm) package information

Figure 43. DFN10 (2 x 3 mm) package outline



SIDE VIEW






DS13826 - Rev 1 page 18/27



Table 6. DFN10 (2 x 3 mm) mechanical data

Dim		mm		
Dim.	Min.	Тур.	Max.	
Α	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A3		0.203 ref.		
b	0.180	0.230	0.280	
D		3.00 BSC		
е		0.50 BSC 2.00 BCS		
E				
L1	0.60	0.70	0.80	
L2	0.40	0.50	0.60	
L3	0.45	0.55	0.65	
K	0.20			
N		10		
aaa		0.05		
bbb		0.10		
ccc		0.10 0.05		
ddd				
eee		0.08		

Figure 44. DFN10 (2 x 3 mm) recommended footprint



DS13826 - Rev 1 page 19/27


ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.



#### DFN10 (2 x 3) carrier tape information 8.2

P 1

Figure 45. Carrier tape information








Figure 46. Marking information



DS13826 - Rev 1 page 20/27



Figure 47. Reel drawing



DS13826 - Rev 1 page 21/27



# 9 Ordering information

### Table 7. Order codes

Order code	Package	Marking
STEF512SRXCPUR	DFN10 (2 x 3 mm)	EXC

DS13826 - Rev 1 page 22/27



## **Revision history**

Table 8. Document revision history

Date	Revision	Changes
31-Jan-2022	1	Initial release.

DS13826 - Rev 1 page 23/27



## **Contents**

1	Diag	gram	2
2	Pin	configuration	3
3	Турі	ical application	4
4	Max	kimum ratings	5
5	Elec	ctrical characteristics	6
6	Dev	ice functional description	8
	6.1	Undervoltage lockout	8
	6.2	Start-up sequence and voltage clamp	8
	6.3	Soft-start function	8
	6.4	Enable pin	9
	6.5	Current limit function after startup	9
	6.6	eFuse current monitor	10
	6.7	Thermal shutdown	10
	6.8	Reverse current blocking feature on the 5 V channel	11
	6.9	External capacitors and application suggestions	
7	Typi	ical characteristics	12
8	Pac	kage information	18
	8.1	DFN10 (2 x 3 mm) package information	18
	8.2	DFN10 (2 x 3) carrier tape information	20
9	Ord	ering information	22
Re	vision	history	23



## **List of tables**

Table 1.	Pin description	. 3
Table 2.	Absolute maximum ratings	. 5
Table 3.	Thermal data	. 5
Table 4.	Electrical characteristics for STEF512SRX	. 6
Table 5.	Recommended operating condition	. 7
Table 6.	DFN10 (2 x 3 mm) mechanical data	19
Table 7.	Order codes	22
Table 8.	Document revision history	23



# **List of figures**

Figure 1.	Block diagram	
Figure 2.	Pin connection (top view)	3
Figure 3.	Typical application circuit	4
Figure 4.	Typical start-up sequence (Enable after V <sub>IN</sub> rise)	9
Figure 5.	Typical start-up sequence (Enable during V <sub>IN</sub> rise)	9
Figure 6.	Current limit function graph (5 V and 12 V channels)	. 10
Figure 7.	Current monitor simplified circuit	. 10
Figure 8.	5 V eFuse diagram	. 11
Figure 9.	Quiescent current vs. temperature (ON Mode)	. 12
Figure 10.	Quiescent current vs. temperature (OFF Mode)	. 12
Figure 11.	R <sub>DS ON</sub> 12 V eFuse vs. temperature	. 12
Figure 12.	R <sub>DS ON</sub> 5 V eFuse vs. temperature	
Figure 13.	12 V eFuse voltage clamp vs. temperature	
Figure 14.	5 V eFuse voltage clamp vs. temperature	
Figure 15.	UVLO 5 V eFuse vs. temperature	
Figure 16.	UVLO 12 V eFuse vs. temperature	
Figure 17.	5 V eFuse overload current limit vs. temperature	
Figure 18.	12 V eFuse overload current limit vs. temperature	
Figure 19.	Soft-start time vs. temperature	. 14
Figure 20.	SAS disable pin threshold vs. temperature	
Figure 21.	I <sub>MON SEL</sub> pin threshold vs. temperature	. 14
Figure 22.	Current monitor gain vs. temperature	. 14
Figure 23.	5 V and 12 V current monitor gain vs. load current	
Figure 24.	Startup via input voltage	. 14
Figure 25.	Startup via input voltage (Hot-plug) 5 V	. 15
Figure 26.	Startup via input voltage (Hot-plug) 12 V	. 15
Figure 27.	Startup via input voltage (Hot-plug) 5 V & 12 V	. 15
Figure 28.	Startup via EN_N signal	. 15
Figure 29.	Shutdown via EN_N signal	. 15
Figure 30.	Startup into voltage clamp (5 V eFuse)	. 15
Figure 31.	Startup into voltage clamp (12 V eFuse)	. 16
Figure 32.	Voltage clamp during operation (5 V eFuse)	. 16
Figure 33.	Voltage clamp during operation (12 V eFuse)	. 16
Figure 34.	Startup into output short-circuit by EN_N (5 V eFuse)	. 16
Figure 35.	Startup into output short-circuit by EN_N (12 V eFuse)	. 16
Figure 36.	Startup into overload (5 V eFuse)	. 16
Figure 37.	Startup into overload (12 V eFuse)	. 17
Figure 38.	Overcurrent protection during operation (5 V eFuse)	. 17
Figure 39.	Overcurrent protection during operation (12 V eFuse)	. 17
Figure 40.	PLP protection through UVLO_5	. 17
Figure 41.	Current monitor response time to load step	. 17
Figure 42.	Current monitor response time to channel switch via I <sub>MON-SEL</sub>	
Figure 43.	DFN10 (2 x 3 mm) package outline	
Figure 44.	DFN10 (2 x 3 mm) recommended footprint	
Figure 45.	Carrier tape information	
Figure 46.	Marking information	. 20
Figure 47.	Reel drawing	21



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS13826 - Rev 1 page 27/27