MOSFET - N-Channel Shielded Gate PowerTrench®

150 V, 5.0 mΩ, 139 A

NTB5D0N15MC

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 5.0 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 97 \text{ A}$
- 50% Lower Qrr than other MOSFET Suppliers
- Lowers Switching Noise/EMI
- 100% UIL Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Synchronous Rectification for ATX / Server / Telecom PSU
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	150	V
Gate-to-Source Voltage			V _{GS}	±20	٧
Continuous Drain Current R _{θJC} (Note 2)	Steady	Steady		139	Α
Power Dissipation $R_{\theta JC}$ (Note 2)	State	T _C = 25°C	P _D	214	W
Continuous Drain Current R _{0JA} (Notes 1, 2)	Steady T _A = 25°C		I _D	18	Α
Power Dissipation R _{θJA} (Notes 1, 2)	State	,,	P _D	3.8	W
Pulsed Drain Current	$T_C = 25^{\circ}C$, $t_p = 100 \ \mu s$		I _{DM}	761	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy (I _L = 26 A _{pk} , L = 3 mH)			E _{AS}	1014	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using a 1 in2, 2 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
150 V	5.0 mΩ @ 10 V	139 A



N-CHANNEL MOSFET



D²PAK3 TO-263 CASE 418AJ

MARKING DIAGRAM

NTB5D0 N15MC AYWWZZ

NTB5D0N15MC = Specific Device Code

A = Assembly Location

Y = Year WW = Work Week ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NTB5D0N15MC	D2PAK (Pb-Free)	800 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ hetaJC}$	0.7	°C/W
Junction-to-Ambient - Steady State (Notes 1, 2)	$R_{ hetaJA}$	40	

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		150			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			76		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 120 V				1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 532 μΑ	2.5		4.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 532 μA, re	f to 25°C		-8.5		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	₀ = 97 A		3.8	5	mΩ
Forward Transconductance	9 _{FS}	V _{DS} = 10 V, I _D = 97 A			146		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 75 V			6300		
Output Capacitance	C _{OSS}				1900		pF
Reverse Transfer Capacitance	C _{RSS}				13		
Gate-Resistance	R_{G}				1.1	2.2	Ω
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 75 \text{ V}; I_D = 97 \text{ A}$ $V_{DD} = 75 \text{ V}, V_{GS} = 0 \text{ V}$			75		nC
Threshold Gate Charge	Q _{G(TH)}				18		
Gate-to-Source Charge	Q_{GS}				31		
Gate-to-Drain Charge	Q_{GD}				10		
Plateau Voltage	V_{GP}				5.4		V
Output Charge	Q _{OSS}				227		nC
SWITCHING CHARACTERISTICS (Note 3)							
Turn-On Delay Time	t _{d(ON)}				32		
Rise Time	t _r	V_{GS} = 10 V, V_{DD} = 75 V, I_{D} = 97 A, R_{G} = 4.7 Ω			14		1
Turn-Off Delay Time	t _{d(OFF)}				45		ns
Fall Time	t _f				9.0		
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 \text{ V},$ $I_{S} = 97 \text{ A}$	T _J = 25°C		0.96	1.2	V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, V _{DD} = 75 V dI _S /dt = 100 A/μs, I _S = 97 A			92		ns
Reverse Recovery Charge	Q _{RR}				189		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source-to-Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain-to-Source Voltage




Figure 9. Drain Current vs. Case Temperature




Figure 10. Peak Power




Figure 11. Unclamped Inductive Switching Capability




Figure 12. Forward Bias Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 13. Transient Thermal Impedance

PACKAGE DIMENSIONS


D²PAK-3 (TO-263, 3-LEAD)

CASE 418AJ **ISSUE E**

NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- CHAMFER OPTIONAL
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE DUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... OPTIONAL CONSTRUCTION FEATURE CALL DUTS.

	INCHES		MILLIN	ETERS	
DIM	MIN.	MAX.	MIN.	MAX.	
Α	0.160	0.190	4.06	4.83	
A1	0.000	0.010	0.00	0.25	
b	0.020	0.039	0.51	0.99	
c	0.012	0.029	0.30	0.74	
c2	0.045	0.065	1.14	1.65	
D	0.330	0.380	8.38	9.65	
D1	0.260		6.60		
Ε	0.380	0.420	9.65	10.67	
E1	0.245		6.22		
e	0.100	BSC	2.54	2.54 BSC	
Н	0.575	0.625	14.60	15.88	
L	0.070	0.110	1.78	2.79	
L1		0.066		1.68	
L2		0.070		1.78	
L3	0.010 BSC		0.25 BSC		
М	-8*	8*	-8•	8*	



RECOMMENDED MOUNTING FOOTPRINT

0.436


0.653


2x 0.063


0.366


0.169

0.100 PITCH









OPTIONAL CONSTRUCTIONS

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative