Quad 40V_{IN}, Silent Switcher µModule Regulator with Configurable 3A Output Array

FEATURES

- **Four Complete 3A (4A Peak) Step-Down Switching Power Supplies**
- **Low Noise Silent Switcher® Architecture**
- **CISPR22 Class B and CISPR25 Class 5 Compliant**
- **Wide Input Voltage Range: 3V to 40V**
- **Wide Output Voltage Range: 0.8V to 8V**
- **4A Continuous Output Current per Channel at $12V_{IN}$, $3.3V_{OUT}$, f_{SW} = 2MHz, T_A = 60°C**
- **3A Continuous Output Current per Channel at $12V_{IN}$, $3.3V_{OUT}$, T_A = 80°C**
- **Multiphase or Multi-µModule Parallelable for Increased Output Current**
- **Low Thermal Resistance, θ_{JA} = 8.4°C/W, θ_{JCtop} = 5.0°C/W, θ_{JCbot} = 1.8°C/W**
- Selectable Switching Frequency: 200kHz to 3MHz
- Compact Package

APPLICATIONS

- Automated Test Equipment
- Industrial Supplies
- Medical Equipment

DESCRIPTION

The LTM®8060 is quad 40V_{IN}, 3A (4A peak) step-down Silent Switcher µModule® (micromodule) regulator. The Silent Switcher architecture minimizes EMI while delivering high efficiency at frequencies up to 3MHz. Included in the package are the controllers, power switches, inductors, and support components. Operating over a wide input voltage range, the LTM8060 supports output voltages from 0.8V to 8V, and a switching frequency range of 200kHz to 3MHz, each set by a single resistor. Only the bulk input and output filter capacitors, are needed to finish the design. The LTM8060 product video is available on Analog Devices website.

The LTM8060 is packaged in a compact (16mm × 11.9mm × 3.32mm) over-molded ball grid array (BGA) package suitable for automated assembly by standard surface mount equipment. The LTM8060 is RoHS compliant.

Configurable Output Array

The LTM8060 outputs can be paralleled in an array for up to 12A (16A peak) capability.



TYPICAL APPLICATION

Quad 3A (4A Peak) Output from 8.5V to 40V Input



Efficiency, V_{IN} = 24V, BIAS = 5V



*Output current capability (transient peak or continuous) subject to environmental factors such as ambient temperature, airflow, or other cooling techniques. For different V_{IN}, V_{OUT}, and T_A conditions, see Note 4 and the derating curves in the Applications Information section.

ABSOLUTE MAXIMUM RATINGS (Note 1)

V_{IN}*n*, RUN*n*, PG*n* 42V
V_{OUT}*n*, BIAS*n*, AUX*n* 10V
FB*n*, TRSS*n*, SHARE*n*, RT*n* 4V
SYNC*n* 6V

Maximum Internal Temperature (Note 2) ..... 125°C
Storage Temperature ..... –55°C to 125°C
Peak Solder Reflow Package Body Temperature .. 245°C

PIN CONFIGURATION



BGA PACKAGE
165-PIN (16mm × 11.9mm × 3.32mm)
T_{JMAX} = 125°C; θ_{JA} = 8.4°C/W;
θ_{JC_top} = 5.0°C/W; θ_{JC_bottom} =1.8°C/W; WEIGHT = 1.98g

NOTES:
1) θ VALUES ARE DETERMINED BY SIMULATION PER JESD51 CONDITIONS.
2) θ_{JA} VALUE IS OBTAINED WITH DEMO BOARD.
3) SEE THE TYPICAL PERFORMANCE CHARACTERISTICS SECTION FOR LAB MEASURED DERATING CURVES.

ORDER INFORMATION

PART NUMBER	BALL FINISH	PART MARKING		PACKAGE TYPE	MSL RATING	TEMPERATURE RANGE (SEE NOTE 2)
		DEVICE	FINISH CODE			
LTM8060EY#PBF	SAC305 (RoHS)	LTM8060Y	e1	BGA	4	–40°C to 125°C
LTM8060IY#PBF	SAC305 (RoHS)	LTM8060Y	e1	BGA	4	–40°C to 125°C

- Device temperature grade is indicated by a label on the shipping container.
- Pad or ball finish code is per IPC/JEDEC J-STD-609.
- BGA Package and Tray Drawings
- This product is not recommended for second side reflow. This product is moisture sensitive. For more information, go to Recommended BGA PCB Assembly and Manufacturing Procedures.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified operating internal temperature range, otherwise specifications are at T_A = 25°C. V_{INn} = 12V, RUN*n* = 2V unless otherwise noted (Notes 2, 3).

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum V_{IN1} Input Voltage Minimum V_{IN34} Input Voltage Minimum V_{IN2} Input Voltage	 V_{IN1} = 3V	● ● ●			3.0 3.0 2.0	V V V
Output DC Voltage	FB*n* Open FB*n* = 21.5k			0.8 10		V V
Maximum Output DC Current	(Note 4)				6	A
Quiescent Current into V_{INn}	RUN*n* = 0 BIAS*n* = 5V, SYNC*n* = 3.3V, No Load			 7	8	µA mA
Current into BIAS*n*	RUN*n* = 0, BIAS*n* = 5V BIAS*n* = 5V, SYNC*n* = 3.3V, No Load			 18	0.5	µA mA
Line Regulation	5V < V_{INn} < 40V, I_{OUTn} = 1A			0.05		%
Load Regulation	12V_{INn}, 0.1A < I_{OUTn} < 4A			0.1		%
Output RMS Ripple	3.3V_{OUTn}, I_{OUTn} = 4A			10		mV
FB*n* Voltage		 ●	792 784	800 800	808 816	mV mV
Current out of FB*n*	V_{OUTn} = 1V, FB*n* = 0V			4		µA
Minimum BIAS*n* for Proper Operation					3.2	V
Switching Frequency	RT*n* = 200k RT*n* = 35.7k RT*n* = 8.06k			200 1 3		kHz MHz MHz
RUN*n* Threshold				0.74		V
RUN*n* Input Current	RUN*n* = 0V				100	nA
PG*n* Threshold at FB*n*	Lower Threshold Upper Threshold			740 860		mV mV
PG*n* Output Sink Current	PG*n* = 0.1V		100			µA
CLKOUT*n* V_{OL}				0.2		V
CLKOUT*n* V_{OH}				3.2		V
SYNC*n* Input High Threshold			1.5			V
SYNC*n* Input Low Threshold					0.8	V
SYNC*n* Threshold to Enable Spread Spectrum			2.8		4.0	V
SYNC*n* Current	SYNC*n* = 6V			60		µA
TRSS*n* Source Current	TRSS*n* = 0V			2		µA
TRSS*n* Pull-Down Resistance	Fault Condition, TRSS*n* = 0.1V			200		Ω

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM8060E is guaranteed to meet performance specifications from 0°C to 125°C internal. Specifications over the full –40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM8060I is guaranteed to meet specifications over the full –40°C to 125°C internal operating temperature range. Note that the maximum internal temperature is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: *n* Represents each individual channel. Four outputs are tested separately and the same testing condition is applied to each output.

Note 4: The maximum current out of any channel may be limited by the internal temperature of the LTM8060. For different V_{IN}, V_{OUT} and T_A conditions, see the output current derating curves in the Applications Information section.

TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, operating per Table 1,unless otherwise noted.

Efficiency and Power Loss
V_{OUT} = 0.8V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 1V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 1.2V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 1.5V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 1.8V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 2V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 2.5V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 3.3V, BIAS = 5V, Burst Mode



Efficiency and Power Loss
V_{OUT} = 5V, BIAS = 5V, Burst Mode



TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, operating per Table 1,unless otherwise noted.

Efficiency and Power Loss
V_{OUT} = 8V, BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 0.8V
BIAS = 5V Burst Mode



Input vs Load Current, V_{OUT} = 1V
BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 1.2V
BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 1.5V
BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 1.8V
BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 2V
BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 2.5V
BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 3.3V
BIAS = 5V, Burst Mode



TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, operating per Table 1,unless otherwise noted.

Input vs Load Current, V_{OUT} = 5V
BIAS = 5V, Burst Mode



Input vs Load Current, V_{OUT} = 8V
BIAS = 5V, Burst Mode



Derating, V_{OUT} = 0.8V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 1V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 1.2V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 1.5V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 1.8V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 2V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 2.5V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



TYPICAL PERFORMANCE CHARACTERISTICS

T_A = 25°C, operating per Table 1,unless otherwise noted.

Derating, V_{OUT} = 3.3V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 3.3V, f_{SW} = 2MHz
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 5V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 5V, f_{SW} = 2MHz
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



Derating, V_{OUT} = 8V
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode
All Channels at Same Load



CISPR22 Class B Emissions
DC2820A Demo Board
V_{IN} = 24V, V_{OUT} = 5V, f_{SW} = 1.2MHz
All Channels Paralleled, I_{OUT} = 10A



CISPR25 Radiated Emission with Class 5 Peak Limit DC2820A Demo Board
V_{IN} = 14V, V_{OUT} = 5V, f_{SW} = 1.2MHz
All Channels Paralleled, I_{OUT} = 12A



Output Voltage Ripple
DC2820A Demo Board
V_{IN} = 12V, V_{OUT} = 3.3V
I_{OUT} = 3A, f_{SW} = 1MHz



Output Noise Spectrum
DC2820A Demo Board
V_{IN} = 24V, V_{OUT} = 5V
I_{OUT} = 3A, f_{SW} = 1.2MHz



Rev. D

TYPICAL PERFORMANCE CHARACTERISTICS T_A = 25°C, operating per Table 1,unless otherwise noted.

BIAS Current vs Frequency
$12V_{IN}$ to $3.3V_{OUT}$
Forced Continuous Mode



Dropout Voltage vs Load Current



Input Current vs V_{IN}
V_{OUT} Short-Circuited



Single Channel Derating, V_{OUT} = 1.5V CH1 ON, CH2-CH4 OFF
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode



Single Channel Derating, V_{OUT} = 3.3V CH1 ON, CH2-CH4 OFF
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode



Single Channel Derating, V_{OUT} = 5V CH1 ON, CH2-CH4 OFF
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode



Dual Channel Derating, V_{OUT} = 1.5V CH1/CH3 ON, CH2/CH4 OFF
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode



Dual Channel Derating, V_{OUT} = 3.3V CH1/CH3 ON, CH2/CH4 OFF
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode



Dual Channel Derating, V_{OUT} = 5V CH1/CH3 ON, CH2/CH4 OFF
BIAS = 5V, DC2820A Demo Board
T_J = 120°C, Burst Mode



PIN FUNCTIONS

GND (Bank 2): Tie these GND pins to a local ground plane below the LTM8060 and the circuit components. In most applications, the bulk of the heat flow out of the LTM8060 is through these pads, so the printed circuit design has a large impact on the thermal performance of the part. See the PCB Layout and Thermal Considerations sections for more details. Return the feedback divider (R_{FB}) to this net.

V_{IN2} (Bank 4): Input power for the channel 2 regulator. Decouple V_{IN2} to ground with an external, low ESR capacitor. See Table 1 for recommended values.

V_{IN34} (Bank 5): Input power for the channel 3 and channel 4 regulator. The V_{IN34} bank powers the internal control circuitry for both channel 3 and channel 4 and is monitored by undervoltage lockout circuitry. The V_{IN34} voltage must be greater than 3V for either channel 3 and channel 4 of the LTM8060 to operate. Decouple V_{IN34} to ground with an external, low ESR capacitor. See Table 1 for recommended values.

V_{IN1} (Bank 6): Input power for the channel 1 regulator. The V_{IN1} powers the internal control circuitry for channel 1 and channel 2 and is monitored by undervoltage lockout circuitry. The V_{IN1} voltage must be greater than 3V for either channel 1 and channel 2 of the LTM8060 to operate. Decouple V_{IN1} to ground with an external, low ESR capacitor. See Table 1 for recommended values.

V_{OUT1-4} (Banks 8, 3, 1, 7): Power Output for Channel 1, through Channel 4, Respectively. Apply the output filter capacitor and the output load between these pins and GND plane.

CLKOUT12,34 (Pins C10, N2): Synchronization Output. When SYNC12,34 > 2.8V, the CLKOUT12,34 pins provide a waveform about 90 degrees out-of-phase with channel 1 and channel 3, respectively. This allows synchronization with other regulators with up to four phases. When an external clock is applied to the SYNC12,34 pins, the CLKOUT12,34 pins will output a waveform with about the same phase, duty cycle, and frequency as the SYNC12,34 waveform. In Burst Mode operation, the CLKOUT12,34 pins will be internally grounded. Float these pin if the CLKOUT12,34 function is not used. Do not drive these pins.

SYNC12,34 (Pins C11, N1): External Clock Synchronization Input. Ground these pins for low ripple Burst Mode® operation at low output loads; this will also disable the CLKOUT function. Apply a DC voltage between 2.8V and 4V for forced continuous mode operation with spread spectrum modulation. Float the SYNC*n* pin for forced continuous mode operation without spread spectrum modulation. Apply a clock source to the SYNC*n* pin for synchronization to an external frequency. The LTM8060 will be in forced continuous mode when an external frequency is applied.

PG1-4 (Pins E9, D10, L3, M2): The PG*n* pins are the open-drain output of an internal comparator. PG*n* remains low until the FB*n* pin is within ±7.5% of the final regulation voltage, and there are no fault conditions. PG*n* is pulled low during V_{IN}*n* UVLO, thermal shutdown, or when the RUN*n* pins are low.

DNC (Pins E10, L2): Do not connect.

RUN1-4 (Pins E11, D11, L1, M1): The corresponding channel of the LTM8060 is shutdown when these pins are low and active when these pins are high. Tie to V_{IN}*n* if shutdown feature is not used. An external resistor divider from V_{IN}*n* can be used to program a V_{IN}*n* threshold below which the corresponding channel of the LTM8060 will shut down. Do not float these pins.

SHARE1-4 (Pins K8, K9, F4, F3): Channel 1 through Channel 4 Current Sharing Control. Tie SHARE*n* together when paralleling outputs. LTM8060 can also share current between modules. See Typical Application section for current sharing between channels and current sharing between modules.

FB1-4 (Pins K11, K10, F1, F2): The LTM8060 regulates the FB*n* pin to 800mV. Connect the feedback resistor to this pin to set the output voltage.

RT12,34 (Pins L11, E1): Connect a resistor between RT*n* and ground to set the switching frequency. Do not drive these pins.

PIN FUNCTIONS

BIAS12,34 (Pins M10, D2): The internal regulator will draw current from BIAS*n* instead of V_{IN1} or V_{IN34} when BIAS*n* is tied to a voltage higher than 3.2V. For output voltages of 3.3V and above these pins should be tied to V_{OUTn}. If these pins are tied to a supply other than V_{OUTn} use a local bypass capacitor on these pins.

AUX1-4 (Pins N10, L10, C2, E2): Low Current Voltage Source for BIAS. In many designs, the BIAS pin is simply connected to V_{OUT} by way of the AUX pin. The AUX*n* pins are internally connected to V_{OUTn} and placed adjacent to the BIAS*n* pins to ease printed circuit board routing. Although these pins are internally connected to V_{OUT}, it is not intended to deliver a higher current, so do NOT connect these pins to the load. If these pins are not tied to BIAS, leave it floating.

TRSS1,2 (Pins N11, M11): Output Tracking and Soft-Start Pins. These pins allow user control of output voltage ramp rate during start-up. A TRSS*n* voltage below 0.8V forces the LTM8060 to regulate the FB*n* pin to equal the TRSS*n* pin voltage. When TRSS*n* is above 0.8V, the tracking function is disabled and the internal reference resumes control of the error amplifier. An internal 2µA pull-up current on these pins allow a capacitor to program output voltage slew rate. These pins are pulled to ground during shutdown and fault conditions; use a series resistor if driving from a low impedance output. These pins may be left floating if the soft-start feature is not being used.

BLOCK DIAGRAM



OPERATION

The LTM8060 is a quad standalone nonisolated step-down switching DC/DC power supply that can deliver a peak current of up to 4A per channel. The continuous current is determined by the internal operating temperature. It provides a precisely regulated output voltage programmable via one external resistor from 0.8V to 8V. The input voltage range for V_{IN1} and V_{IN34} is 3V to 40V, while the input voltage range for V_{IN2} is 2V to 40V.

Given that the LTM8060 is a step-down converter, make sure that the input voltage is high enough to support the desired output voltage and load current. See simplified Block Diagram.

The LTM8060 contains current mode controllers, power switching elements, power inductors and a modest amount of input and output capacitance. The LTM8060 is a fixed frequency PWM regulator. The switching frequency is set by simply connecting the appropriate resistor value from the RT*n* pin to GND.

Internal regulators provide power to the control circuitries. Bias regulators normally draw power from the V_{IN}*n* pin, but if the BIAS*n* pin is connected to an external voltage higher than 3.2V, bias power is drawn from the external source (typically the regulated output voltage). This improves efficiency. Tie BIAS*n* to GND if it is not used.

To enhance efficiency, the LTM8060 automatically switches to Burst Mode operation in light or no load situations. Between bursts, all circuitry associated with controlling the output switch is shut down reducing the input supply current to just a few µA.

The TRSS*n* node acts as an auxiliary input to the error amplifier. The voltage at FB*n* servos to the TRSS*n* voltage until TRSS*n* goes above 0.8V. Soft-start is implemented by generating a voltage ramp at the TRSS*n* pin using an external capacitor which is charged by an internal 2µA constant current. Alternatively, driving the TRSS*n* pin with a signal source or resistive network provides a tracking function. Do not drive the TRSS*n* pin with a low impedance voltage source. See the Applications Information section for more details.

The LTM8060 contains power good comparators which trip when the FB*n* pin is at about ±8% of its regulated value. The PG*n* output is an open-drain transistor that is off when the output is in regulation, allowing an external resistor to pull the PG*n* pin high.

The LTM8060 is equipped with a thermal shutdown that inhibits power switching at high junction temperatures. The activation threshold of this function is above the maximum temperature rating to avoid interfering with normal operation, so prolonged or repetitive operation under a condition in which the thermal shutdown activates may damage or impair the reliability of the device.

APPLICATIONS INFORMATION

For most applications, the design process is straightforward, summarized as follows:

1. Look at Table 1 and find the row that has the desired input range and output voltage.
2. Apply the recommended C_{IN}, C_{OUT}, R_{FB} and R_T values.
3. Connect BIAS as indicated.

When using the LTM8060 with different output voltages, the higher frequency recommended by Table 1 will usually result in the best operation. While these component combinations have been tested for proper operation, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions. Bear in mind that the maximum output current is limited by junction temperature, the relationship between the input and output voltage magnitude and other factors. Please refer to the graphs in the Typical Performance Characteristics section for guidance.

The maximum frequency (and attendant R_T value) at which the LTM8060 should be allowed to switch is given in Table 1 in the Maximum f_{SW} column, while the recommended frequency (and R_T value) for optimal efficiency over the given input condition is given in the f_{SW} column. There are additional conditions that must be satisfied if the synchronization function is used. Please refer to the Synchronization section for details.

Set Output Voltage

The output voltage is programmed with a FB resistor as shown in Figure 1. Choose the resistor value according to Equation 1.

$$R_{FB} = \frac{249k\Omega}{\frac{V_{OUT}}{0.8V} - 1} \quad (1)$$

1% resistor is recommended to maintain output voltage accuracy.

Capacitor Selection Considerations

The C_{IN} and C_{OUT} capacitor values in Table 1 are the minimum recommended values for the associated operating



Figure 1. Set Output Voltage with a FB Resistor

conditions. Applying capacitor values below those indicated in Table 1 is not recommended and may result in undesirable operation. Using larger values is generally acceptable, and can yield improved dynamic response, if it is necessary. Again, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions.

Ceramic capacitors are small, robust, and have very low ESR. However, not all ceramic capacitors are suitable. X5R and X7R types are stable over temperature and applied voltage and give dependable service. Other types, including Y5V and Z5U have very large temperature and voltage coefficients of capacitance. In an application circuit, they may have only a small fraction of their nominal capacitance resulting in much higher output voltage ripple than expected.

Ceramic capacitors are also piezoelectric. In Burst Mode operation, the LTM8060's switching frequency depends on the load current, and can excite a ceramic capacitor at audio frequencies, generating audible noise. Since the LTM8060 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear.

If this audible noise is unacceptable, use a high performance electrolytic capacitor at the output. It may also be a parallel combination of a ceramic capacitor and a low cost electrolytic capacitor.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LTM8060. A ceramic input capacitor combined with trace or cable inductance forms a high-Q (underdamped) tank circuit.

APPLICATIONS INFORMATION

Table 1. Recommended Component Values and Configuration (T_A = 25°C)

V_{IN}* (V)	V_{OUT} (V)	R_{FB} (Ω)	C_{IN}** (µF)	C_{OUT} (µF)	BIAS (V)	C_{FF} (pF)	f_{SW} (Hz)	R_T (kΩ)	MAX f_{SW} (Hz)	MIN R_T (kΩ)
3 to 40	0.8	Open	4.7 50V X5R 1206	100 ×2 4V X5R 0805	3.2 to 10	100	400k	100	600k	64.9
3 to 40	1	1M	4.7 50V X5R 1206	100 ×2 4V X5R 0805	3.2 to 10	100	400k	100	725k	52.3
3 to 40	1.2	499k	4.7 50V X5R 1206	100 ×2 4V X5R 0805	3.2 to 10	68	500k	76.8	875k	42.2
3.2 to 40	1.5	287k	4.7 50V X5R 1206	100 ×2 4V X5R 0805	3.2 to 10	–	600k	64.9	1M	35.7
3.5 to 40	1.8	200k	4.7 50V X5R 1206	100 ×1 4V X5R 0805	3.2 to 10	–	650k	59	1.3M	25.5
3.5 to 40	2	165k	4.7 50V X5R 1206	100 ×1 4V X5R 0805	3.2 to 10	–	700k	54.9	1.4M	23.2
4.2 to 40	2.5	118k	4.7 50V X5R 1206	47 ×1 4V X5R 0805	3.2 to 10	–	800k	46.4	1.7M	18.2
5.5 to 40	3.3	78.7k	4.7 50V X5R 1206	47 ×1 6.3V X5R 0805	3.2 to 10	–	1M	35.7	2.2M	12.7
8.5 to 40	5	47.5k	4.7 50V X5R 1206	47 ×1 6.3V X5R 1206	3.2 to 10	–	1.2M	27.4	3M	8.06
11 to 40	8	27.4k	4.7 50V X5R 1206	47 ×1 10V X5R 1206	3.2 to 10	–	1.6M	19.6	3M	8.06

*The LTM8060 may be capable of the operating at lower input voltages but may skip switching cycles.

**A bulk input capacitor is required.

If the LTM8060 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided; see the Hot-Plugging Safely section.

Frequency Selection

The LTM8060 uses a constant frequency PWM architecture that can be programmed to switch from 200kHz to 3MHz by using a resistor tied from the RT pin to ground. Table 2 provides a list of R_T resistor values and their resultant frequencies. The resistors in the table are standard 1% E96 values.

Operating Frequency Trade-Offs

It is recommended that the user apply the optimal R_T value given in Table 2 for the input and output operating condition. When using the LTM8060 with different output voltages, the higher frequency recommended by Table 2 will usually result in the best operation. System level or other considerations, however, may necessitate another operating frequency. While the LTM8060 is flexible enough to accommodate a wide range of operating frequencies, a haphazardly chosen one may result in undesirable operation under certain operating or fault conditions. A frequency that is too high can reduce efficiency, generate excessive heat or even damage the LTM8060 if the output is overloaded or short-circuited. A frequency that is too low can result in a final design that has too much output ripple or too large of an output capacitor.

Table 2. Switching Frequency vs R_T Value

f_{SW} (MHz)	R_T (kΩ)
0.2	200
0.3	137
0.4	100
0.5	76.8
0.6	64.9
0.7	54.9
0.8	46.4
0.9	41.2
1.0	35.7
1.2	27.4
1.4	23.2
1.6	19.6
1.8	16.9
2.0	14.7
2.2	12.7
2.4	11.3
2.6	10.2
2.8	9.09
3.0	8.06

APPLICATIONS INFORMATION

BIAS*n* Pin Considerations

The BIAS*n* pin is used to provide drive power for the internal power switching stage and operate other internal circuitry. For proper operation, it must be powered by at least 3.2V. If the output voltage is programmed to 3.2V or higher, BIAS*n* may be simply tied to V_{OUTn}. If V_{OUTn} is less than 3.2V, BIAS*n* can be tied to V_{INn} or some other voltage source. If the BIAS*n* pin voltage is too high, the efficiency of the LTM8060 may suffer. The optimum BIAS*n* voltage is dependent upon many factors, such as load current, input voltage, output voltage and switching frequency. In all cases, ensure that the maximum voltage at the BIAS*n* pin is less than 10V. If BIAS*n* power is applied from a remote or noisy voltage source, it may be necessary to apply a decoupling capacitor locally to the pin. A 1µF ceramic capacitor works well. The BIAS*n* pin may also be tied to GND at the cost of a small degradation in efficiency.

Maximum Load

The maximum practical continuous load that the LTM8060 can drive per channel, while rated at 3A (4A peak), actually depends upon both the internal current limit and the internal temperature. The internal current limit is designed to prevent damage to the LTM8060 in the case of overload or short-circuit. The internal temperature of the LTM8060 depends upon operating conditions such as the ambient temperature, the power delivered, and the heat sinking capability of the system. For example, if V_{OUT1} of LTM8060 is configured to regulate at 1.5V, and the other 3 channels are turned off, V_{OUT1} may continuously deliver 4A from $24V_{IN}$ if the ambient temperature is controlled to less than 60°C. This is quite a bit higher than the 3A (4A peak) rating. Please see graphs in the Typical Performance Characteristics section. Similarly, if all 4 channels of the LTM8060 are delivering $3.3V_{OUT}$ and the ambient temperature is 100°C, each channel will deliver at most 1.5A from $24V_{IN}$, which is less than the 3A (4A peak) rating.

Power Derating

Figure 2 through Figure 4 power loss curves can be used in coordination with the load current derating curves (Figure 5 through Figure 13) for calculating an approximate θ_{JA} thermal resistance for the LTM8060 with airflow conditions. The power loss curves are taken at room temperature, and are increased with a 1.35 to 1.4 multiplicative factor at 125°C. These factors come from the fact that the power loss of the regulator increases about 45% from 25°C to 150°C, thus a 45% spread over 125°C delta equates to ~0.35%/°C loss increase. A 125°C maximum junction minus 25°C room temperature equates to a 100°C increase. This 100°C increase multiplied by 0.35%/°C equals a 35% power loss increase at the 125°C junction, thus the 1.35 multiplier.



Figure 2. Power Loss Curves



Figure 3. Power Loss Curves



Figure 4. Power Loss Curves

APPLICATIONS INFORMATION



Figure 5. $12V_{IN}$ to $1.5V_{OUT}$ Derating with Airflow



Figure 6. $24V_{IN}$ to $1.5V_{OUT}$ Derating with Airflow



Figure 7. $36V_{IN}$ to $1.5V_{OUT}$ Derating with Airflow



Figure 8. $12V_{IN}$ to $3.3V_{OUT}$ Derating with Airflow



Figure 9. $24V_{IN}$ to $3.3V_{OUT}$ Derating with Airflow



Figure 10. $36V_{IN}$ to $3.3V_{OUT}$ Derating with Airflow



Figure 11. $12V_{IN}$ to $5V_{OUT}$ Derating with Airflow



Figure 12. $24V_{IN}$ to $5V_{OUT}$ Derating with Airflow



Figure 13. $36V_{IN}$ to $5V_{OUT}$ Derating with Airflow

APPLICATIONS INFORMATION

The derating curves are plotted with four V_{OUTn} at the same operating condition starting at 16A of total load current and low ambient temperature. The derating curves with airflow are measured at output voltages of 1.5V, 3.3V and 5V. These are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal FEA modeling.

The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at ~120°C maximum while lowering output current or power while increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased.

The derived thermal resistances in Table 3 through Table 5 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the power loss curves and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick 6-layer board with two ounce copper (50µm) for all the layers.

Load Sharing

The four LTM8060 channels may be paralleled to produce higher currents. To do this on two or more LTM8060, tie the V_{INn}, V_{OUTn}, FB*n* and SHARE*n* pins of all the paralleled channels/modules together. To ensure that paralleled channels start up together, the TRSS*n* pins may be tied together, as well. If it is inconvenient to tie the TRSS*n* pins together, make sure that the same value soft-start capacitors are used for each µModule regulator. When load sharing among *n* units and using a single R_{FB} resistor, the value of the resistor is given by Equation 2.

$$R_{FB} = \frac{199.2}{n(V_{OUT} - 0.8)}, \text{where } R_{FB} \text{ is in k}\Omega \qquad (2)$$

Examples of load sharing applications are given in Figure 18 through Figure 21.

Table 3. 1.5V Output

DERATING CURVE	V_{IN} (V)	POWER LOSS CURVES	AIRFLOW (LFM)	HEAT SINK	θ_{JA} (°C/W)
Figure 5, Figure 6, Figure 7	12, 24, 36	Figure 2	0	None	9
Figure 5, Figure 6, Figure 7	12, 24, 36	Figure 2	200	None	7.5
Figure 5, Figure 6, Figure 7	12, 24, 36	Figure 2	400	None	6.5

Table 4. 3.3V Output

DERATING CURVE	V_{IN} (V)	POWER LOSS CURVES	AIRFLOW (LFM)	HEAT SINK	θ_{JA} (°C/W)
Figure 8, Figure 9, Figure 10	12, 24, 36	Figure 3	0	None	9
Figure 8, Figure 9, Figure 10	12, 24, 36	Figure 3	200	None	7.5
Figure 8, Figure 9, Figure 10	12, 24, 36	Figure 3	400	None	6.5

Table 5. 5V Output

DERATING CURVE	V_{IN} (V)	POWER LOSS CURVES	AIRFLOW (LFM)	HEAT SINK	θ_{JA} (°C/W)
Figure 11, Figure 12, Figure 13	12, 24, 36	Figure 4	0	None	9
Figure 11, Figure 12, Figure 13	12, 24, 36	Figure 4	200	None	7.5
Figure 11, Figure 12, Figure 13	12, 24, 36	Figure 4	400	None	6.5

APPLICATIONS INFORMATION

Burst Mode Operation

To enhance efficiency at light loads, the LTM8060 automatically switches to Burst Mode operation which keeps the output capacitor charged to the proper voltage while minimizing the input quiescent current. During Burst Mode operation, the LTM8060 delivers single cycle bursts of current to the output capacitor followed by sleep periods where most of the internal circuitry is powered off and energy is delivered to the load by the output capacitor. During the sleep time, $V_{IN}n$ and BIAS*n* quiescent currents are greatly reduced, so, as the load current decreases towards a no load condition, the percentage of time that the LTM8060 operates in sleep mode increases and the average input current is greatly reduced, resulting in higher light load efficiency.

Burst Mode operation is enabled by tying SYNC to GND.

Minimum Input Voltage

The LTM8060 is a step-down converter, so a minimum amount of headroom is required to keep the output in regulation. Keep the input above 3V to ensure proper operation. Voltage transients or ripple valleys that cause the input to fall below 3V may turn off the LTM8060.

V_{IN1} must be above 3V for channel 1 and channel 2 to operate. If V_{IN1} is above 3V, channel 2 will operate as long as V_{IN2} is above 2V.

V_{IN34} must be above 3V for channel 3 and channel 4 to operate.

Output Voltage Tracking and Soft-Start

The LTM8060 allows the user to adjust its output voltage ramp rate by means of the TRSS*n* pin. An internal 2µA pulls up the TRSS*n* pin to about 2.4V. Putting an external capacitor on TRSS*n* enables soft starting the output to reduce current surges on the input supply. During the soft-start ramp the output voltage will proportionally track the TRSS*n* pin voltage. For output tracking applications, TRSS*n* can be externally driven by another voltage source. From 0V to 0.8V, the TRSS*n* voltage will override the internal 0.8V reference input to the error amplifier, thus regulating the FB*n* pin voltage to that of the TRSS*n* pin. When TRSS*n* is above 0.8V, tracking is disabled and the feedback voltage will regulate to the internal reference voltage. The TRSS*n* pin may be left floating if the function is not needed.

An active pull-down circuit is connected to the TRSS*n* pin which will discharge the external soft-start capacitor in the case of fault conditions and restart the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the RUN*n* pin transitioning low, $V_{IN}n$ voltage falling too low, or thermal shutdown.

Pre-Biased Output

As discussed in the Output Voltage Tracking and Soft-Start section, the LTM8060 regulates the output to the FB*n* voltage determined by the TRSS*n* pin whenever TRSS*n* is less than 0.8V. If the LTM8060 output is higher than the target output voltage, and SYNC*n* is not held below 0.8V, the LTM8060 will attempt to regulate the output to the target voltage by returning a small amount of energy back to the input supply. If there is nothing loading the input supply, its voltage may rise. Take care that it does not rise so high that the input voltage exceeds the absolute maximum rating of the LTM8060. If SYNC is grounded, the LTM8060 will not return current to the input.

Frequency Foldback

The LTM8060 is equipped with frequency foldback which acts to reduce the thermal and energy stress on the internal power elements during a short circuit or output overload condition. If the LTM8060 detects that the output has fallen out of regulation, the switching frequency is reduced as a function of how far the output is below the target voltage. This in turn limits the amount of energy that can be delivered to the load under fault. During the start-up time, frequency foldback is also active to limit the energy delivered to the potentially large output capacitance of the load. When a clock is applied to the SYNC*n* pin, the SYNC*n* pin is floated or held high, the frequency foldback is disabled, and the switching frequency will slow down only during overcurrent conditions.

APPLICATIONS INFORMATION

Synchronization

To select low ripple Burst Mode operation, tie the SYNC*n* pin below about 0.8V (this can be ground or a logic low output). To synchronize the LTM8060 oscillator to an external frequency, connect a square wave (with about 20% to 80% duty cycle) to the SYNC*n* pin. The square wave amplitude should have valleys that are below 0.8V and peaks above 1.5V.

The LTM8060 may be synchronized over a 200kHz to 3MHz range. The LTM8060 will not enter Burst Mode operation at light output loads while synchronized to an external clock. The R_T resistor should be chosen to set the switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500kHz and higher, the R_T should be selected for 500kHz or lower.

The LTM8060 features spread spectrum operation to further reduce EMI/EMC emissions. To enable spread spectrum operation, apply between 2.8V and 4V to the SYNC*n* pin. In this mode, triangular frequency modulation is used to vary the switching frequency between the value programmed by R_T to about 20% higher than that value. The modulation frequency is about 7kHz. For example, when the LTM8060 is programmed to 2MHz, the frequency will vary from 2MHz to 2.4MHz at a 7kHz rate. When spread spectrum operation is selected, Burst Mode operation is disabled, and the part may run in discontinuous mode.

Shorted Input Protection

Care needs to be taken in systems where the output is held high when the input to the LTM8060 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode OR'ed with the LTM8060's output. If the V_{INn} pin is allowed to float and the RUN*n* pin is held high (either by a logic signal or because it is tied to V_{INn}), then the LTM8060's internal circuitry pulls its quiescent current through its internal power switch. This is fine if your system can tolerate a few milliamps in this state. If you ground the RUN*n* pin, the internal current drops to essentially zero. However, if the V_{INn} pin is grounded while the output is held high, parasitic diodes inside the LTM8060 can pull large currents from the output through the V_{INn} pin. Figure 14 shows a circuit that runs only when the input voltage is present and that protects against a shorted or reversed input.



Figure 14. The Input Diode Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The LTM8060 Runs Only When the Input Is Present.

PCB Layout

Most of the headaches associated with PCB layout have been alleviated or even eliminated by the high level of integration of the LTM8060. The LTM8060 is nevertheless a switching power supply, and care must be taken to minimize EMI and ensure proper operation. Even with the high level of integration, you may fail to achieve specified operation with a haphazard or poor layout. See Figure 15 for a suggested layout. Ensure that the grounding and heat sinking are acceptable.



Figure 15. Layout Showing Suggested External Components, GND Plane and Thermal Vias

APPLICATIONS INFORMATION

A few rules to keep in mind are:

1. Place the R_{FB} and R_T resistors as close as possible to their respective pins.
2. Place the C_{IN} capacitor as close as possible to the V_{IN} and GND connection of the LTM8060.
3. Place the C_{OUT} capacitor as close as possible to the V_{OUT} and GND connection of the LTM8060.
4. Place the C_{IN} and C_{OUT} capacitors such that their ground current flow directly adjacent to or underneath the LTM8060.
5. Connect all of the GND connections to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the LTM8060.
6. Use vias to connect the GND copper area to the board's internal ground planes. Liberally distribute these GND vias to provide both a good ground connection and thermal path to the internal planes of the printed circuit board. Pay attention to the location and density of the thermal vias in Figure 15. The LTM8060 can benefit from the heat sinking afforded by vias that connect to internal GND planes at these locations, due to their proximity to internal power handling components. The optimum number of thermal vias depends upon the printed circuit board design. For example, a board might use very small via holes. It should employ more thermal vias than a board that uses larger holes.

Hot-Plugging Safely

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LTM8060. However, these capacitors can cause problems if the LTM8060 is plugged into a live supply (see Application Note 88 for a complete discussion). The low loss ceramic capacitor combined with stray inductance in series with the power source forms an underdamped tank circuit, and the voltage at the V_{INn} pin of the LTM8060 can ring to more than twice the nominal input voltage, possibly exceeding the LTM8060's rating and damaging the part. If the input supply is poorly controlled or the LTM8060 is hot-plugged into an energized supply, the input network should be designed to prevent this overshoot. This can be accomplished by installing a small resistor in series to V_{INn}, but the most popular method of controlling input voltage overshoot is add an electrolytic bulk cap to the V_{INn} net. This capacitor's relatively high equivalent series resistance damps the circuit and eliminates the voltage overshoot. The extra capacitor improves low frequency ripple filtering and can slightly improve the efficiency of the circuit, though it is likely to be the largest component in the circuit.

Thermal Considerations

The LTM8060 output current may need to be derated if it is required to operate in a high ambient temperature. The amount of current derating is dependent upon the input voltage, output power and ambient temperature. The derating curves given in the Typical Performance Characteristics section can be used as a guide. These curves were generated by the LTM8060 mounted to a 104cm^2 6-layer FR4 printed circuit board. Boards of other sizes and layer count can exhibit different thermal behavior, so it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental operating conditions.

For increased accuracy and fidelity to the actual application, many designers use FEA (Finite Element Analysis) or CFD (Computational Fluid Dynamics) to predict thermal performance. To that end, the Pin Configuration typically gives three dominant thermal coefficients:

1. θ_{JA} – Thermal resistance from junction to ambient
2. θ_{JCbot} – Thermal resistance from junction to the bottom of the product case
3. θ_{JCtop} – Thermal resistance from junction to top of the product case

While the meaning of each of these coefficients may seem to be intuitive, JEDEC has defined each to avoid confusion and inconsistency. These definitions are given in JESD51-12, and are quoted or paraphrased below.

1. θ_{JA} is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed

APPLICATIONS INFORMATION

enclosure. This environment is sometimes referred to as “still air” although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

2. θ_{JCbot} is the junction-to-board thermal resistance with all of the component power dissipation flowing through the bottom of the package. In the typical µModule regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don’t generally match the user’s application.

3. θ_{JCtop} is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical µModule regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of θ_{JCbot}, this value may be useful for comparing packages but the test conditions don’t generally match the user’s application.

Given these definitions, it should now be apparent that none of these thermal coefficients reflects an actual physical operating condition of a µModule regulator. Thus, none of them can be individually used to accurately predict the thermal performance of the product. Likewise, it would be inappropriate to attempt to use any one coefficient to correlate to the junction temperature vs load graphs given in the product’s data sheet. The only appropriate way to use the coefficients is when running a detailed thermal analysis, such as FEA, which considers all of the thermal resistances simultaneously.

A graphical approximation of these dominant thermal resistances is given in Figure 16. Some thermal resistance elements, such as heat flow out the side of the package, are not defined by the JEDEC standard, and are not shown. The blue resistances are contained within the µModule regulator, and the green are outside.

The die temperature of the LTM8060 must be lower than the maximum rating, so care should be taken in the layout of the circuit to ensure good heat sinking of the LTM8060. The bulk of the heat flow out of the LTM8060 is through the bottom of the package and the pads into the printed circuit board. Consequently a poor printed circuit board design can cause excessive heating, resulting in impaired performance or reliability. Please refer to the PCB Layout section for printed circuit board design suggestions.



Figure 16. Graphical Representation of Thermal Coefficients, Including JESD51-12 Terms

TYPICAL APPLICATION



*Output current capability (transient peak or continuous) subject to environmental factors such as ambient temperature, airflow, or other cooling techniques. For different V_{IN}, V_{OUT}, and T_A conditions, see Note 4 and the derating curves in the Applications Information section.

Figure 17. 8.5V to 40V Input to 5V at 3A (4A PK), 3.3V at 3A (4A PK), 5V at 3A (4A PK), and 3.3V at 3A (4A PK)

TYPICAL APPLICATION



*Output current capability (transient peak or continuous) subject to environmental factors such as ambient temperature, airflow, or other cooling techniques. For different V_{IN}, V_{OUT}, and T_A conditions, see Note 4 and the derating curves in the Applications Information section.

Figure 18. 5.5V to 40V Input to Paralleled 3.3V at 6A (8A PK), 3.2V to 40V Input to Paralleled 1.5V at 8A

TYPICAL APPLICATION



*Output current capability (transient peak or continuous) subject to environmental factors such as ambient temperature, airflow, or other cooling techniques. For different V_{IN}, V_{OUT}, and T_A conditions, see Note 4 and the derating curves in the Applications Information section.

Figure 19. 3V to 40V Input to Paralleled 1V at 16A

TYPICAL APPLICATION



PINS NOT USED:
AUX, AUX2, AUX3, AUX4,
BIAS12, BIAS34
PG1, PG2, PG3, PG4

*Output current capability (transient peak or continuous) subject to environmental factors such as ambient temperature, airflow, or other cooling techniques. For different V_{IN}, V_{OUT}, and T_A conditions, see Note 4 and the derating curves in the Applications Information section.

Figure 20. Two LTM8060 are Paralleled to Supply 1V at 32A Output in Forced Continuous Mode

TYPICAL APPLICATION



PINS NOT USED:
AUX1, AUX2. AUX3, AUX4,
BIAS12, BIAS34,
PG1, PG2, PG3, PG4,
CLKOUT12, CLKOUT34

*Output current capability (transient peak or continuous) subject to environmental factors such as ambient temperature, airflow, or other cooling techniques. For different V_{IN}, V_{OUT}, and T_A conditions, see Note 4 and the derating curves in the Applications Information section.

Figure 21. Two LTM8060 are Paralleled to Supply 1V at 32A Output with 45° Phase Shift Interleaving through All Eight Channels

PACKAGE DESCRIPTION

Table 6. LTM8060 Pinout (Sorted by Pin Number)

PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME
A1	V_{OUT3}	B1	V_{OUT3}	C1	TRSS3	D1	TRSS4	E1	RT34	F1	FB3	G1	V_{IN34}	H1	V_{IN34}
A2	V_{OUT3}	B2	V_{OUT3}	C2	AUX3	D2	BIAS34	E2	AUX4	F2	FB4	G2	V_{IN34}	H2	V_{IN34}
A3	V_{OUT3}	B3	V_{OUT3}	C3	GND	D3	GND	E3	GND	F3	SHARE4	G3	GND	H3	GND
A4	V_{OUT3}	B4	V_{OUT3}	C4	GND	D4	GND	E4	GND	F4	SHARE3	G4	GND	H4	GND
A5	GND	B5	GND	C5	GND	D5	GND	E5	GND	F5	GND	G5	GND	H5	GND
A6	GND	B6	GND	C6	GND	D6	GND	E6	GND	F6	GND	G6	GND	H6	GND
A7	GND	B7	GND	C7	GND	D7	GND	E7	GND	F7	GND	G7	GND	H7	GND
A8	V_{OUT2}	B8	V_{OUT2}	C8	GND	D8	GND	E8	GND	F8	GND	G8	GND	H8	GND
A9	V_{OUT2}	B9	V_{OUT2}	C9	GND	D9	GND	E9	PG1	F9	GND	G9	GND	H9	GND
A10	V_{OUT2}	B10	V_{OUT2}	C10	CLKOUT12	D10	PG2	E10	DNC	F10	V_{IN2}	G10	V_{IN2}	H10	V_{IN1}
A11	V_{OUT2}	B11	V_{OUT2}	C11	SYNC12	D11	RUN2	E11	RUN1	F11	V_{IN2}	G11	V_{IN2}	H11	V_{IN1}

PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME
J1	V_{IN34}	K1	V_{IN34}	L1	RUN3	M1	RUN4	N1	SYNC34	P1	V_{OUT4}	R1	V_{OUT4}
J2	V_{IN34}	K2	V_{IN34}	L2	DNC	M2	PG4	N2	CLKOUT34	P2	V_{OUT4}	R2	V_{OUT4}
J3	GND	K3	GND	L3	PG3	M3	GND	N3	GND	P3	V_{OUT4}	R3	V_{OUT4}
J4	GND	K4	GND	L4	GND	M4	GND	N4	GND	P4	V_{OUT4}	R4	V_{OUT4}
J5	GND	K5	GND	L5	GND	M5	GND	N5	GND	P5	GND	R5	GND
J6	GND	K6	GND	L6	GND	M6	GND	N6	GND	P6	GND	R6	GND
J7	GND	K7	GND	L7	GND	M7	GND	N7	GND	P7	GND	R7	GND
J8	GND	K8	SHARE1	L8	GND	M8	GND	N8	GND	P8	V_{OUT1}	R8	V_{OUT1}
J9	GND	K9	SHARE2	L9	GND	M9	GND	N9	GND	P9	V_{OUT1}	R9	V_{OUT1}
J10	V_{IN1}	K10	FB2	L10	AUX2	M10	BIAS12	N10	AUX1	P10	V_{OUT1}	R10	V_{OUT1}
J11	V_{IN1}	K11	FB1	L11	RT12	M11	TRSS2	N11	TRSS1	P11	V_{OUT1}	R11	V_{OUT1}

PACKAGE DESCRIPTION

BGA Package
165-Lead (16mm × 11.9mm × 3.32mm)
(Reference LTC DWG# 05-08-1605 Rev B)



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. BALL DESIGNATION PER JEP95
4. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN 1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
5. PRIMARY DATUM -Z- IS SEATING PLANE
6. PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY





DIMENSIONS				
SYMBOL	MIN	NOM	MAX	NOTES
A	3.13	3.32	3.51	
A1	0.40	0.50	0.60	BALL HT
A2	2.73	2.82	2.91	
b	0.50	0.60	0.70	BALL DIMENSION
b1	0.47	0.50	0.53	PAD DIMENSION
D		16.00		
E		11.90		
e		1.00		
F		14.00		
G		10.00		
H1		0.32 REF		SUBSTRATE THK
H2		2.50 REF		MOLD CAP HT
aaa			0.15	
bbb			0.10	
ccc			0.20	
ddd			0.25	
eee			0.10	
TOTAL NUMBER OF BALLS: 165				





REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	05/21	Updated thermal resistance.	1, 2
		Updated MSL rating.	2
		Updated graph G45.	36
B	4/23	Fixed major formatting issues (updated cross references, re-paginated, added Part # to schematics).	All
		Removed SnPb mention in Description section.	1
		Removed ordering information for SnPb option.	2
		Changed 165-lead to 165-pin in the Pin Configuration drawing.	3
		Moved some Derating and Power Loss curves to the Applications Information section (Figure 3 through Figure 13).	15, 16
		Rearranged Pin Functions section alphanumerically.	9, 10
		Added ink marking statement to package photos.	30
C	5/23	Added FB resistor tolerance.	11
		Corrected equation numbers.	13, 17
		Corrected SYNC34 connection.	23
D	05/24	Updated front page schematic in the Typical Application section.	1
		Noted 3A continuous (4A peak) output current per channel.	All
		Changed 6A to 4A on operation.	12
		Changed 6A to 4A in the Maximum Load subsection.	15

PACKAGE PHOTOS

Part marking is either ink mark or laser mark



DESIGN RESOURCES

SUBJECT	DESCRIPTION	
µModule Design and Manufacturing Resources	Design: • Selector Guides • Demo Boards and Gerber Files • Free Simulation Tools	Manufacturing: • Quick Start Guide • PCB Design, Assembly and Manufacturing Guidelines • Package and Board Level Reliability
µModule Regulator Products Search	1. Sort table of products by parameters and download the result as a spread sheet. 2. Search using the Quick Power Search parametric table. 	
Digital Power System Management	Analog Devices' family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.	

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTM4613	36V, 8A Low EMI Step-Down µModule Regulator	$5V \le V_{IN} \le 36V$, $3.3V \le V_{OUT} \le 15V$, EN55022B Compliant, 15mm × 15mm × 4.32mm LGA, 15mm × 15mm × 4.92mm BGA Packages
LTM8063	40V, 2A Step-Down Silent Switcher µModule Regulator	$3.2V \le V_{IN} \le 40V$, $0.8V \le V_{OUT} \le 15V$, 4mm × 6.25mm × 2.22mm BGA Package
LTM8065	40V, 2.5A Step-Down Silent Switcher µModule Regulator	$3.4V \le V_{IN} \le 40V$, $0.97V \le V_{OUT} \le 18V$, 6.25mm × 6.25mm × 2.32mm BGA Package
LTM8053	40V, 3.5A Step-Down Silent Switcher µModule Regulator	$3.4V \le V_{IN} \le 40V$, $0.97V \le V_{OUT} \le 15V$, 6.25mm × 9mm × 3.32mm BGA Package
LTM8078	40V, Dual 1.4A Step-Down Silent Switcher µModule Regulator	$3V \le V_{IN} \le 40V$, $0.8V \le V_{OUT} \le 10V$, 6.25mm × 6.25mm × 2.32mm BGA Package
LTM8024	40V, Dual 3.5A Step-Down Silent Switcher µModule Regulator	$3V \le V_{IN} \le 40V$, $0.8V \le V_{OUT} \le 8V$, 9mm × 11.25mm × 3.32mm BGA Package
LTM8073	60V, 3A Step-Down µModule Regulator	$3.4V \le V_{IN} \le 60V$, $0.85V \le V_{OUT} \le 15V$, 6.25mm × 9mm × 3.32mm BGA Package
LTM8071	60V, 5A Step-Down Silent Switcher µModule Regulator	$3.6V \le V_{IN} \le 60V$, $0.97V \le V_{OUT} \le 15V$, 9mm × 11.25mm × 3.32mm BGA Package
LTM8051	40V, Quad 1.2A Step-Down Silent Switcher µModule Regulator	$3V \le V_{IN} \le 40V$, $0.8V \le V_{OUT} \le 8V$, 6.25mm × 11.25mm × 2.32mm BGA Package
LTM4643	Quad 3A, 20V Step-Down µModule Regulator	$4V \le V_{IN} \le 20V$, $0.6V \le V_{OUT} \le 3.3V$, 9mm × 15mm × 1.82mm LGA, 9mm × 15mm × 2.42mm BGA Packages
LTM4644	Quad 4A, 14V Step-Down µModule Regulator	$4V \le V_{IN} \le 14V$, $0.6V \le V_{OUT} \le 5.5V$, 9mm × 15mm × 5.01mm BGA Package