

# M24C64-DF M24C64-W M24C64-R M24C64-F

## 64 Kbit serial I2C bus EEPROM

#### **Features**

- Compatible with all I<sup>2</sup>C bus modes:
  - 1 MHz Fast-mode Plus
  - 400 kHz Fast mode
  - 100 kHz Standard mode
- Memory array:
  - 64 Kb (8 Kbytes) of EEPROM
  - Page size: 32 bytes
- M24C64-DF: additional Write lockable Page (Identification page)
- Write
  - Byte Write within 5 ms
  - Page Write within 5 ms
- Random and Sequential Read modes
- Write protect of the whole memory array
- Single supply voltage:
  - M24C64-W: 2.5 V to 5.5 V
  - M24C64-R: 1.8 V to 5.5 V
  - M24C64-xF: 1.7 V to 5.5 V
- Enhanced ESD/Latch-Up protection
- More than 1 million Write cycles
- More than 40-year data retention
- Packages
  - ECOPACK2® (RoHS-compliant and halogen-free)
  - PDIP8 package: ECOPACK1® (RoHScompliant)



PDIP8 (BN)



SO8 (MN) 150 mil width



TSSOP8 (DW) 169 mil width



UFDFPN8 (MB, MC)



WLCSP5 (CS)

# **Contents**

ı	Desc	eription .		6
2	Sign	al descri	iption	8
	2.1	Serial C	Clock (SCL)	8
	2.2	Serial D	oata (SDA)	8
	2.3	Chip En	nable (E0, E1, E2)	8
	2.4	Write Co	ontrol ( <del>WC</del> )	8
	2.5	V <sub>SS</sub> gro	und	9
	2.6	Supply	voltage (V <sub>CC</sub> )	9
		2.6.1	Operating supply voltage V <sub>CC</sub>	9
		2.6.2	Power-up conditions	9
		2.6.3	Device reset	9
		2.6.4	Power-down conditions	9
3	Mem	ory orga	anization	12
4	Devi	ce opera	ition	13
	4.1	Start co	ndition	13
	4.2	Stop co	ndition	13
	4.3	Acknow	rledge bit (ACK)	13
	4.4	Data Inp	put	13
	4.5	Memory	y addressing	14
	4.6	Write op	perations	16
	4.7	Byte Wr	rite	16
	4.8	Page W	/rite	16
	4.9	Write Id	lentification Page (M24C64-D only)	17
	4.10	Lock Ide	entification Page (M24C64-D only)	18
	4.11	ECC (E	rror Correction Code) and Write cycling	18
	4.12	•	ing system delays by polling on ACK	
	4.13		perations	
	4.14	•	n Address Read	
	4.15		Address Read	
	5	24110111		

M24C64-DF, M24C64-W, M24C64-R, M24C64-F	M24C64-DF.	M24C64-W.	M24C64-R.	M24C64-F
---	------------	-----------	-----------	----------

	4.16	Sequential Read	21
	4.17	Read Identification Page (M24C64-D)	21
	4.18	Read the lock status (M24C64-D)	22
	4.19	Acknowledge in Read mode	22
5	Initial	delivery state	23
6	Maxir	mum rating	23
7	DC aı	nd AC parameters	24
8	Packa	age mechanical data	32
9	Part r	numbering	37
10	Revis	sion history	39

# **List of tables**

Table 1.	Signal names	7
Table 2.	Device select code	11
Table 3.	Address most significant byte	11
Table 4.	Address least significant byte	11
Table 5.	Operating modes	14
Table 6.	Absolute maximum ratings	
Table 7.	Operating conditions (M24xxx-W)	24
Table 8.	Operating conditions (M24xxx-R)	24
Table 9.	Operating conditions (M24xxx-F)	24
Table 10.	AC test measurement conditions	24
Table 11.	Input parameters	25
Table 12.	DC characteristics (M24xxx-W, device grade 6)	25
Table 13.	DC characteristics (M24xxx-W - device grade 3)	26
Table 14.	DC characteristics (M24xxx-R - device grade 6)	27
Table 15.	DC characteristics (M24xxx-F)	28
Table 16.	400 kHz AC characteristics	29
Table 17.	1 MHz AC characteristics	
Table 18.	PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package mechanical data	32
Table 19.	SO8 narrow – 8 lead plastic small outline, 150 mils body width,	
	package mechanical data	
Table 20.	TSSOP8 – 8 lead thin shrink small outline, package mechanical data	34
Table 21.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
	2 x 3 mm, data	
Table 22.	WLCSP-R 5-bump wafer-length chip-scale package mechanical data	
Table 23.	Ordering information scheme	
Table 24.	Available M24C64 products (package, voltage range, temperature grade)	
Table 25.	M24C64-D product (package, voltage range, temperature grade)	38
Table 26.	Document revision history	39

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	8-pin package connections	
Figure 3.	WLCSP connections (top view)	
Figure 4.	Device select code	8
Figure 5.	$I^2$ C Fast mode ( $f_C = 400 \text{ kHz}$ ): maximum $R_{bus}$ value versus bus parasitic	
	capacitance (C <sub>bus</sub> )	10
Figure 6.	I <sup>2</sup> C Fast mode Plus (f <sub>C</sub> = 1 MHz): maximum R <sub>bus</sub> value versus bus	
	parasitic capacitance (C <sub>bus</sub> )	10
Figure 7.	I <sup>2</sup> C bus protocol	11
Figure 8.	Block diagram	12
Figure 9.	Write mode sequences with $\overline{WC} = 1$ (data write inhibited)	
Figure 10.	Write mode sequences with $\overline{WC} = 0$ (data write enabled)	17
Figure 11.	Write cycle polling flowchart using ACK	19
Figure 12.	Read mode sequences	
Figure 13.	AC test measurement I/O waveform	24
Figure 14.	AC waveforms	31
Figure 15.	PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package outline	32
Figure 16.	SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline	33
Figure 17.	TSSOP8 – 8 lead thin shrink small outline, package outline	34
Figure 18.	UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead	
	2 × 3mm, package outline	
Figure 19.	WLCSP-R 5-bump wafer-length chip-scale package outline	36


577

# 1 Description

M24C64-x and M24C64-DF devices are I2C-compatible electrically erasable programmable memories (EEPROM). They are organized as  $8192 \times 8$  bits.

The M24C64-D also offers an additional page, named the Identification Page (32 bytes) which can be written and (later) permanently locked in Read-only mode. This Identification Page offers flexibility in the application board production line, as it can be used to store unique identification parameters and/or parameters specific to the production line.

Figure 1. Logic diagram



I<sup>2</sup>C uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The devices carry a built-in 4-bit device type identifier code (1010) in accordance with the I<sup>2</sup>C bus definition.


The device behaves as a slave in the  $I^2C$  protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a device select code and Read/Write bit (RW) (as described in *Table 2*), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

Table 1. Signal names


Signal name	Function	Direction
E0, E1, E2	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V <sub>CC</sub>	Supply voltage	
V <sub>SS</sub>	Ground	

Figure 2. 8-pin package connections



<sup>1.</sup> See Package mechanical data section for package dimensions, and how to identify pin-1.

Figure 3. WLCSP connections (top view)



Note:

Inputs E0, E1, E2 are not connected and are read as (000). Please refer to Section 2.3 for further explanations.

# 2 Signal description

#### 2.1 Serial Clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to  $V_{CC}$ . (*Figure 5* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.


### 2.2 Serial Data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to  $V_{CC}$ . (*Figure 5* indicates how the value of the pull-up resistor can be calculated).

### 2.3 Chip Enable (E0, E1, E2)

These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , to establish the device select code as shown in *Figure 4*. When not connected (left floating), these inputs are read as low (0,0,0).

Figure 4. Device select code



# 2.4 Write Control ( $\overline{WC}$ )

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control  $(\overline{WC})$  is driven high. When unconnected, the signal is internally read as  $V_{IL}$ , and Write operations are allowed.

When Write Control (WC) is driven high, device select and Address bytes are acknowledged, Data bytes are not acknowledged.

### 2.5 V<sub>SS</sub> ground

 $V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.

### 2.6 Supply voltage (V<sub>CC</sub>)

#### 2.6.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see *Table 7*, *Table 8* and *Table 9*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t<sub>W</sub>).

#### 2.6.2 Power-up conditions

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage defined in *Table 7*, *Table 8* and *Table 9*. The rise time must not vary faster than 1 V/ $\mu$ s.

#### 2.6.3 Device reset

In order to prevent inadvertent Write operations during power-up, a power on reset (POR) circuit is included. At power-up (continuous rise of  $V_{CC}$ ), the device does not respond to any instruction until  $V_{CC}$  has reached the power on reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined in *Table 8* and *Table 9*). Until  $V_{CC}$  passes over the POR threshold, the device is reset and in Standby Power mode.

In a similar way, during power-down (continuous decay of  $V_{CC}$ ), as soon as  $V_{CC}$  drops below the POR threshold voltage, the device is reset and stops responding to any instruction sent to it.


#### 2.6.4 Power-down conditions

During power-down (continuous decay of  $V_{CC}$ ), the device must be in Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal Write cycle in progress).

100 Bus line pull-up resistor When  $t_{LOW}$  = 1.3  $\mu s$  (min value for  $t_{C}$  = 400 kHz), the  $R_{bus} \times C_{bus}$  time constant must be below the (KΩ) 400 ns time constant line represented on the left. 10 4 kΩ I<sup>2</sup>C bus M24xxx master 30 pF 10 100 1000 Bus line capacitor (pF) ai14796b

Figure 5.  $I^2C$  Fast mode ( $f_C = 400$  kHz): maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ )

Figure 6.  $I^2C$  Fast mode Plus ( $f_C = 1$  MHz): maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ )



SCL SDA - SDA <del>- ▶ </del> SDA - ▶ Start Stop Input Change Condition Condition SCL MSB ACK SDA Start Condition SCL MSB ACK SDA Stop Condition AI00792B

I<sup>2</sup>C bus protocol Figure 7.

Table 2. **Device select code** 

	Device type identifier <sup>(1)</sup>				Chip Enable address <sup>(2)</sup>			R₩
	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	0	E2	E1	E0	RW

- 1. The most significant bit, b7, is sent first.
- 2. E0, E1 and E2 are compared against the respective external pins on the memory device.

Table 3. Address most significant byte

b15	b14	b13	b12	b11	b10	b9	b8
-----	-----	-----	-----	-----	-----	----	----


Address least significant byte Table 4.

b7	b6	b5	b4	b3	b2	b1	b0

# 3 Memory organization

The memory is organized as shown in *Figure 8*.

Figure 8. Block diagram



# 4 Device operation

The device supports the I<sup>2</sup>C protocol. This is summarized in *Figure 7*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.

#### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

## 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop condition at the end of a Write command triggers the internal Write cycle.

# 4.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

# 4.4 Data Input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

## 4.5 Memory addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (on Serial Data (SDA), most significant bit first).

The device select code consists of a 4-bit device type identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit device type identifier is 1010b.

Up to eight memory devices can be connected on a single I<sup>2</sup>C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the device select code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The  $8^{th}$  bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

Table 5. Operating modes

Mode	R₩ bit	WC <sup>(1)</sup>	Bytes	Initial sequence
Current Address Read	1	Х	1	Start, device select, RW = 1
Random Address	0	Х	1	Start, device select, $R\overline{W} = 0$ , Address
Read	1	Х	1	reStart, device select, $R\overline{W} = 1$
Sequential Read	1	X ≥ 1		Similar to Current or Random Address Read
Byte Write	0	V <sub>IL</sub>	$V_{IL}$ 1 Start, device select, $R\overline{W} = 0$	
Page Write	0	V <sub>IL</sub>	≤ 32	Start, device select, $R\overline{W} = 0$

<sup>1.</sup>  $X = V_{IH}$  or  $V_{IL}$ .




Figure 9. Write mode sequences with  $\overline{WC} = 1$  (data write inhibited)

#### 4.6 Write operations

Following a Start condition the bus master sends a device select code with the Read/Write bit (RW) reset to 0. The device acknowledges this, as shown in *Figure 10*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data Byte.

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (*Table 3*) is sent first, followed by the Least Significant Byte (*Table 4*). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay  $t_W$ , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are not acknowledged, as shown in *Figure 9*.

## 4.7 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control ( $\overline{WC}$ ) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 10*.

# 4.8 Page Write

The Page Write mode allows up to 32 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b12-b5) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 32 bytes of data, each of which is acknowledged by the device if Write Control ( $\overline{WC}$ ) is low. If Write Control ( $\overline{WC}$ ) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (inside the page) is incremented. The transfer is terminated by the bus master generating a Stop condition.




Figure 10. Write mode sequences with  $\overline{WC} = 0$  (data write enabled)

# 4.9 Write Identification Page (M24C64-D only)

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. The Identification Page is written by issuing an Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits A15/A5 are don't care except for address bit A10 which must be '0'.

LSB address bits A4/A0 define the byte address inside the Identification Page.

If the Identification Page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

#### 4.10 Lock Identification Page (M24C64-D only)

The Lock Identification Page instruction (Lock ID) permanently locks the Identification Page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care

If the Identification Page is locked, the data bytes transferred during the Lock Identification Page instruction are not acknowledged (NoAck).

### 4.11 ECC (Error Correction Code) and Write cycling

The M24C64 devices identified with the process letter A or K offer an ECC (Error Correction Code) logic which compares each 4-byte word with its associated 6 EEPROM bits of ECC. As a result, if a single bit out of 4 bytes of data happens to be erroneous during a Read operation, the ECC detects it and replaces it by the correct value. The read reliability is therefore much improved by the use of this feature.

Note however that even if a single byte has to be written, 4 bytes are internally modified (plus the ECC bits), that is, the addressed byte is cycled together with the three other bytes making up the word. It is therefore recommended to write by word (4 bytes) at address 4\*N (where N is an integer) in order to benefit from the larger amount of Write cycles.

The M24C64 devices are qualified as 1 million (1,000,000) Write cycles, using a cycling routine that writes to the device by multiples of 4-byte words.

**577** 




Figure 11. Write cycle polling flowchart using ACK


# 4.12 Minimizing system delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time  $(t_w)$  is shown in *Table 16*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 11, is:

- 1. Initial condition: a Write cycle is in progress.
- 2. Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- 3. Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 12. Read mode sequences



The seven most significant bits of the device select code of a Random Read (in the 1<sup>st</sup> and 4<sup>th</sup> bytes) must be identical.

#### 4.13 Read operations

Read operations are performed independently of the state of the Write Control (WC) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

#### 4.14 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 12*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the Read/Write bit ( $\overline{RW}$ ) set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

#### 4.15 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 12*, *without* acknowledging the Byte.

#### 4.16 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 12*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

# 4.17 Read Identification Page (M24C64-D)

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.

The Identification Page can be read by issuing an Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The MSB address bits A15/A5 are don't care, the LSB address bits A4/A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 22, as the ID page boundary is 32 bytes).

If the Identification Page is locked, the data bytes are read as FFh.

## 4.18 Read the lock status (M24C64-D)

The locked/unlocked status of the Identification page can be checked by issuing a specific truncated command [Identification Page Write instruction + one data byte]: this data byte will be acknowledged if the Identification page is unlocked, while it will not be acknowledged if the Identification page is locked.

Once the acknowledge bit of this data byte is read, it is recommended to generate a Start condition followed by a Stop condition, so that:

- The instruction is truncated and not executed as the Start condition resets the device internal logic.
- The device is set back into Standby mode by the Stop condition.

## 4.19 Acknowledge in Read mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9<sup>th</sup> bit time. If the bus master does not drive Serial Data (SDA) low during this time, the device terminates the data transfer and switches to its Standby mode.

# 5 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).

# 6 Maximum rating

Stressing the device outside the ratings listed in *Table 6* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature with power applied	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Lead temperature during soldering	see n	ote <sup>(1)</sup>	°C
V <sub>IO</sub>	Input or output range	-0.50	6.5	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
I <sub>OL</sub>	DC output current (SDA = 0)	-	5	mA
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(2)</sup>	-3000	3000	V

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

<sup>2.</sup> AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1=100pF, R1=1500  $\Omega$ , R2=500  $\Omega$ )

# 7 DC and AC parameters

This section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 7. Operating conditions (M24xxx-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
т	Ambient operating temperature (device grade 6)	-40	85	°C
T <sub>A</sub>	Ambient operating temperature (device grade 3)	-40	125	°C

Table 8. Operating conditions (M24xxx-R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 9. Operating conditions (M24xxx-F)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.7	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 10. AC test measurement conditions

Symbol	Parameter	Min. Max.		Unit
C <sub>bus</sub>	Load capacitance	100		pF
	SCL input rise/fall time, SDA input fall time		ns	
	Input levels	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>		V
	Input and output timing reference levels	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>		V

Figure 13. AC test measurement I/O waveform




Table 11. Input parameters

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance (SDA)			8	pF
C <sub>IN</sub>	Input capacitance (other pins)			6	pF
Z <sub>L</sub> <sup>(2)</sup>	nput impedance (E2, E1, E0, WC) V <sub>IN</sub> < 0.3V <sub>CC</sub> 30		30		kΩ
Z <sub>H</sub> <sup>(2)</sup>	Input impedance (E2, E1, E0, WC)	V <sub>IN</sub> > 0.7V <sub>CC</sub>	500		kΩ

<sup>1.</sup> Characterized value, not tested in production.

Table 12. DC characteristics (M24xxx-W, device grade 6)

Symbol	Parameter	Test conditions (see <i>Table 7</i> and <i>Table 10</i> )	Min.	Max.	Unit
ILI	Input leakage current (SCL, SDA, E0, E1, E2)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $V_{SS}$ or $V_{CC}$		± 2	μΑ
l	Supply current (Read)	$2.5~\mathrm{V} < \mathrm{V}_{\mathrm{CC}} < 5.5~\mathrm{V},  \mathrm{f}_{\mathrm{c}} = 400~\mathrm{kHz}$ (rise/fall time $< 50~\mathrm{ns}$ )		2	mA
I <sub>CC</sub> Supply current (Read)		$2.5 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}, \text{ f}_{\text{c}} = 1 \text{ MHz}^{(1)}$ (rise/fall time < 50 ns)		2.5	mA
I <sub>CC0</sub>	Supply current (Write)	During $t_{W}$ , 2.5 V < $V_{CC}$ < 5.5 V		5 <sup>(2)</sup>	mA
	Standby supply	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5 \text{ V}$		2	μΑ
I <sub>CC1</sub>	current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5 \text{ V}$		5 <sup>(4)</sup>	μΑ
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC)		-0.45	0.3V <sub>CC</sub>	٧
V	Input high voltage (SCL, SDA)		0.7V <sub>CC</sub>	6.5	V
Input high voltage (WC, E0, E1, E2)			0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	$I_{OL}$ = 2.1 mA, $V_{CC}$ = 2.5 V or $I_{OL}$ = 3 mA, $V_{CC}$ = 5.5 V		0.4	٧

<sup>1.</sup> Only for devices operating at  $f_C$  max = 1 MHz (see *Table 17*)

<sup>2.</sup> E2,E1,E0: Input impedance when the memory is selected (after a Start condition).

<sup>2.</sup> Characterized value, not tested in production.

<sup>3.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t<sub>W</sub> (t<sub>W</sub> is triggered by the correct decoding of a Write instruction).

<sup>4.</sup> The new M24C64-W devices (identified by the process letter K) offer  $I_{CC1} = 3\mu A$  (max)

Table 13. DC characteristics (M24xxx-W - device grade 3)

Symbo	Parameter	Test conditions (in addition to those in <i>Table 7</i> and <i>Table 10</i> )	Min.	Max.	Unit
I <sub>LI</sub>	Input leakage current (SCL, SDA, E0, E1, E2)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $V_{SS}$ or $V_{CC}$		± 2	μΑ
Icc	Supply current (Read)	f <sub>c</sub> = 400 kHz		2	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub>		5 <sup>(1)</sup>	mA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(2)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$		10	μΑ
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC)		-0.45	0.3V <sub>CC</sub>	٧
V	Input high voltage (SCL, SDA)		0.7V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage (WC, E0, E1, E2)		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V} \text{ or}$ $I_{OL} = 3 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	V

<sup>1.</sup> Characterized value, not tested in production.

<sup>2.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t<sub>W</sub> (t<sub>W</sub> is triggered by the correct decoding of a Write instruction).

Table 14. DC characteristics (M24xxx-R - device grade 6)

Symbol	Parameter	Test conditions <sup>(1)</sup> (in addition to those in <i>Table 8</i> and <i>Table 10</i> )	Min.	Max.	Unit
I <sub>LI</sub>	Input leakage current (E1, E2, SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V <sub>SS</sub> or V <sub>CC</sub>		± 2	μA
loo	Supply current (Read)	$V_{CC} = 1.8 \text{ V}, f_{c} = 400 \text{ kHz}$		0.8 <sup>(2)</sup>	mA
I <sub>CC</sub>	Cupply current (ricau)	f <sub>c</sub> = 1 MHz <sup>(3)</sup>		2.5	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 1.8 V < V <sub>CC</sub> < 2.5 V		3 <sup>(4)</sup>	mA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(5)</sup> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 1.8 V		1	μA
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC)	$1.8 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	-0.45	0.25 V <sub>CC</sub>	>
V	Input high voltage (SCL, SDA)	$1.8 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	0.75V <sub>CC</sub>	6.5	>
Input high voltage (WC, E0, E1, E2)		$1.8 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	0.75V <sub>CC</sub>	V <sub>CC</sub> +0.6	>
V <sub>OL</sub>	Output low voltage	$I_{OL} = 1 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.2	٧

<sup>1.</sup> If the application uses the voltage range R device with 2.5 V <  $V_{cc}$  < 5.5 V and -40 °C < TA < +85 °C, please refer to *Table 12* instead of this table.

<sup>2.</sup> The new M24C64 device (identified by the process letter K) offers  $I_{CC}$  = 1.5 mA.

<sup>3.</sup> Only for devices operating at  $f_C$  max = 1 MHz (see *Table 17*).

<sup>4.</sup> Characterized value, not tested in production.

<sup>5.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t<sub>W</sub> (t<sub>W</sub> is triggered by the correct decoding of a Write instruction).

Table 15. DC characteristics (M24xxx-F)

Symbol	Parameter  Test conditions <sup>(1)</sup> (in addition to those in <i>Table 9</i> and Min. <i>Table 10</i> )		Max.	Unit	
I <sub>LI</sub>	Input leakage current (E1, E2, SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V <sub>SS</sub> or V <sub>CC</sub>		± 2	μΑ
loo	Supply current (Read)	$V_{CC} = 1.7 \text{ V}, f_c = 400 \text{ kHz}$		0.8 <sup>(2)</sup>	mA
I <sub>CC</sub>	Cappiy current (ricad)	f <sub>c</sub> = 1 MHz <sup>(3)</sup>		2.5	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 1.7 V < V <sub>CC</sub> < 2.5 V		3 <sup>(4)</sup>	mA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(5)</sup> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 1.7 V		1	μА
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC)	$1.7 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	-0.45	0.25 V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)	$1.7 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	0.75V <sub>CC</sub>	6.5	٧
V <sub>IH</sub>	Input high voltage (WC, E0, E1, E2)	1.7 V ≤ V <sub>CC</sub> < 2.5 V	0.75V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1 mA, V <sub>CC</sub> = 1.7 V		0.2	V

<sup>1.</sup> If the application uses the voltage range F device with 2.5 V < Vcc < 5.5 V and -40  $^{\circ}$ C < TA < +85  $^{\circ}$ C, please refer to *Table 12* instead of this table.

<sup>2.</sup> The new M24C64 device (identified by the process letter K) offers  $I_{CC}$  = 1.5 mA.

<sup>3.</sup> Only for devices operating at  $f_C$  max = 1 MHz (see *Table 17*).

<sup>4.</sup> Characterized value, not tested in production.

<sup>5.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t<sub>W</sub> (t<sub>W</sub> is triggered by the correct decoding of a Write instruction).

Table 16. 400 kHz AC characteristics

Test conditions (in addition to those in Table 7, Table 8, Table 9 and Table 10)									
Symbol	Alt.	Parameter	Min.	Max.	Unit				
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency		400	kHz				
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600		ns				
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	1300		ns				
t <sub>QL1QL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(2)</sup>	120	ns				
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(3)	(3)	ns				
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(3)	(3)	ns				
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data in set up time	100		ns				
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0		ns				
t <sub>CLQX</sub>	t <sub>DH</sub>	Data out hold time	100 <sup>(4)</sup>		ns				
t <sub>CLQV</sub> (5)(6)	t <sub>AA</sub>	Clock low to next data valid (access time)	100 <sup>(4)</sup>	900	ns				
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	600		ns				
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600		ns				
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition set up time	600		ns				
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300		ns				
t <sub>W</sub>	t <sub>WR</sub>	Write time		5	ms				
t <sub>NS</sub>		Pulse width ignored (input filter on SCL and SDA) - single glitch		80 <sup>(7)</sup>	ns				

- 1. Characterized only, not tested in production.
- 2. With  $C_L = 10 \text{ pF}$ .
- 3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $^{12}$ C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $^{12}$ C < 400 kHz.
- The new M24C64 device (identified by the process letter K) offers  $t_{CLQX}$  = 100 ns (min) and  $t_{CLQV}$  = 100 ns (min), while the current device offers  $t_{CLQX}$  = 200 ns (min) and  $t_{CLQV}$  = 200 ns (min). Both series offer a safe margin compared to the  $I^2C$  specification which recommends  $t_{CLQV}$  = 0 ns (min).
- 5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- $t_{CLOV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3V<sub>CC</sub> or 0.7V<sub>CC</sub>, assuming that  $R_{bus} \times C_{bus}$  time constant is within the values specified in *Figure 5*.
- The current M24C64 device offers  $t_{\rm NS}$ =100 ns (min), the new M24C64 device (identified by the process letter K) offers  $t_{\rm NS}$ =80 ns (min). Both products offer a safe margin compared to the 50 ns minimum value recommended by the  $l^2$ C specification.

Table 17. 1 MHz AC characteristics<sup>(1)</sup>

Test conditions specified in Table 7, Table 8 and Table 10									
Symbol	Alt.	Parameter	Min.	Max.	Unit				
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency	0	1	MHz				
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	260	-	ns				
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	400	-	ns				
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(2)	(2)	ns				
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(2)	(2)	ns				
t <sub>QL1QL2</sub> <sup>(6)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(3)</sup>	120	ns				
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data in setup time	50	-	ns				
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns				
t <sub>CLQX</sub>	t <sub>DH</sub>	Data out hold time	100	-	ns				
t <sub>CLQV</sub> <sup>(4)(5)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	100	450	ns				
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	250	-	ns				
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	250	-	ns				
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	250	-	ns				
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	500	-	ns				
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	5	ms				
t <sub>NS</sub> <sup>(6)</sup>		Pulse width ignored (input filter on SCL and SDA)	-	80	ns				

<sup>1.</sup> Preliminary information, only new M24C64 devices identified by the process letter K are qualified at 1 MHz.

<sup>2.</sup> There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $^{12}$ C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $^{12}$ C < 400 kHz, or less than 120 ns when  $^{12}$ C < 1 MHz.


<sup>3.</sup> With  $C_L = 10 pF$ 

<sup>4.</sup> To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

<sup>5.</sup>  $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3  $V_{CC}$  or 0.7  $V_{CC}$ , assuming that the Rbus × Cbus time constant is within the values specified in *Figure 6*.

<sup>6.</sup> Characterized only, not tested in production.

Figure 14. AC waveforms



# 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

Figure 15. PDIP8 - 8 pin plastic DIP, 0.25 mm lead frame, package outline

1. Drawing is not to scale.

Table 18. PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package mechanical data

Cumbal		millimeters			inches <sup>(1)</sup>		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			5.33			0.2098	
A1		0.38			0.0150		
A2	3.30	2.92	4.95	0.1299	0.1150	0.1949	
b	0.46	0.36	0.56	0.0181	0.0142	0.0220	
b2	1.52	1.14	1.78	0.0598	0.0449	0.0701	
С	0.25	0.20	0.36	0.0098	0.0079	0.0142	
D	9.27	9.02	10.16	0.3650	0.3551	0.4000	
E	7.87	7.62	8.26	0.3098	0.3000	0.3252	
E1	6.35	6.10	7.11	0.2500	0.2402	0.2799	
е	2.54	-	-	0.1000	_	-	
eA	7.62	_	_	0.3000	_	_	
eB			10.92			0.4299	
L	3.30	2.92	3.81	0.1299	0.1150	0.1500	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

A2 D CCC O.25 mm GAUGE PLANE

A1 L

SO-A

Figure 16. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 19. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package mechanical data

		millimeters		inches <sup>(1)</sup>		
Symbol	Тур	Min	Max	Тур	Min	Max
Α			1.75			0.0689
A1		0.10	0.25		0.0039	0.0098
A2		1.25			0.0492	
b		0.28	0.48		0.0110	0.0189
С		0.17	0.23		0.0067	0.0091
ccc			0.10			0.0039
D	4.90	4.80	5.00	0.1929	0.1890	0.1969
Е	6.00	5.80	6.20	0.2362	0.2283	0.2441
E1	3.90	3.80	4.00	0.1535	0.1496	0.1575
е	1.27	-	_	0.0500	_	_
h		0.25	0.50			
k		0°	8°		0°	8°
L		0.40	1.27		0.0157	0.0500
L1	1.04			0.0410		

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 17. TSSOP8 – 8 lead thin shrink small outline, package outline

1. Drawing is not to scale.

Table 20. TSSOP8 – 8 lead thin shrink small outline, package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Тур.	Min.	Max.	Тур.	Min.	Max.
Α			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
С		0.090	0.200		0.0035	0.0079
СР			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	_	-	0.0256	-	-
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

REV MB
REV MC
Pin 1
Pin

Figure 18. UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, package outline

- 1. Drawing is not to scale.
- 2. The central pad (E2  $\times$  D2 area in the above illustration) is internally pulled to  $V_{SS}$ . It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.
- 3. The circle in the top view of the package indicates the position of pin 1.

Table 21. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data

Symbol	millimeters			inches <sup>(1)</sup>		
	Тур	Min	Max	Тур	Min	Max
Α	0.550	0.450	0.600	0.0217	0.0177	0.0236
A1	0.020	0	0.050	0.0008	0	0.0020
b	0.250	0.200	0.300	0.0098	0.0079	0.0118
D	2.000	1.900	2.100	0.0787	0.0748	0.0827
D2 (rev MB)	1.600	1.500	1.700	0.0630	0.0591	0.0669
D2 (rev MC)		1.200	1.600		0.0472	0.0630
Е	3.000	2.900	3.100	0.1181	0.1142	0.1220
E2 (rev MB)	0.200	0.100	0.300	0.0079	0.0039	0.0118
E2 (rev MC)		1.20	1.6		0.0472	0.0630
е	0.500	-	-	0.0197	-	-
K	-	0.300	-	-	0.0118	-
L	-	0.300	0.500	-	0.0118	0.0197
L1	-	-	0.150	-		0.0059
L3		0.300	-	-	0.0118	-
ddd <sup>(2)</sup>	0.050	-	-	0.0020	-	-

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

57

Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.




Figure 19. WLCSP-R 5-bump wafer-length chip-scale package outline

1. Drawing is not to scale.

Table 22. WLCSP-R 5-bump wafer-length chip-scale package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Тур	Min	Max	Тур	Min	Max
A	0.545	0.455	0.635	0.0215	0.0179	0.0250
A1	0.190			0.0075		
A2	0.355			0.0140		
b <sup>(2)</sup>	0.270			0.0106		
D	0.959		1.074	0.0378		0.0423
E	1.073		1.168	0.0422		0.0460
е	0.693			0.0273		
e1	0.400			0.0157		
e2	0.3465			0.0136		
F	0.280			0.0110		
G	0.190			0.0075		
N (number of terminals)		5			5	
aaa		0.110				0.0043
eee		0.060				0.0024


<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

**477** 

<sup>2.</sup> Dimension measured at the maximum bump diameter parallel to primary datum  ${\sf Z}$ .

# 9 Part numbering

Table 23. Ordering information scheme



P = F6DP26% Chartered (process letter used only when ordering a device grade 3)

K = F8H Rousset (used only when ordering the WLCSP package)

- 1. ECOPACK1® (RoHS-compliant).
- 2. ECOPACK2® (RoHS-compliant and Halogen-free).
- 3. Used only for device grade 3 and WLCSP packages.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 24. Available M24C64 products (package, voltage range, temperature grade)

Package	M24C64-F 1.7 V to 5.5 V	M24C64-R 1.8 V to 5.5 V	M24C64-W 2.5 V to 5.5 V
DIP8 (BN)	-	-	Grade6
SO8N (MN)	-	Grade 6	Grade 3 Grade 6
TSSOP8 (DW) Grade 5		Grade 6	Grade 6
MLP8 (MB or MC) Grade 6		-	-
WLCSP-R (CS) Grade 6		-	-

Table 25. M24C64-D product<sup>(1)</sup> (package, voltage range, temperature grade)

Package	M24C64-DF 1.7 V to 5.5 V
SO8N (MN)	Grade 6
TSSOP8 (DW)	Grade 6
MLP8 (MB or MC)	Grade 6

<sup>1.</sup> Preliminary information.

# 10 Revision history

Table 26. Document revision history

Date	Revision	Changes
22-Dec-1999	2.3	TSSOP8 package in place of TSSOP14 (pp 1, 2, OrderingInfo, PackageMechData).
28-Jun-2000	2.4	TSSOP8 package data corrected
31-Oct-2000	2.5	References to Temperature Range 3 removed from Ordering Information Voltage range -S added, and range -R removed from text and tables throughout.
20-Apr-2001	2.6	Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated References to PSDIP changed to PDIP and Package Mechanical data updated
16-Jan-2002	2.7	Test condition for $I_{LI}$ made more precise, and value of $I_{LI}$ for E2-E0 and $\overline{WC}$ added -R voltage range added
02-Aug-2002	2.8	Document reformatted using new template. TSSOP8 (3x3mm² body size) package (MSOP8) added. 5ms write time offered for 5V and 2.5V devices
04-Feb-2003	2.9	SO8W package removedS voltage range removed
27-May-2003	2.10	TSSOP8 (3x3mm² body size) package (MSOP8) removed
22-Oct-2003	3.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations. V <sub>IL</sub> (min) improved to -0.45V.
01-Jun-2004	4.0	Absolute Maximum Ratings for $V_{IO}(\text{min})$ and $V_{CC}(\text{min})$ improved. Soldering temperature information clarified for RoHS compliant devices. Device Grade clarified
04-Nov-2004	5.0	Product List summary table added. Device Grade 3 added. 4.5-5.5V range is Not for New Design. Some minor wording changes. AEC-Q100-002 compliance. t <sub>NS</sub> (max) changed. V <sub>IL</sub> (min) is the same on all input pins of the device. Z <sub>WCL</sub> changed.
05-Jan-2005	6.0	UFDFPN8 package added. Small text changes.

Table 26. Document revision history (continued)

Date	Revision	Changes
		Document converted to new ST template.  M24C32 and M24C64 products (4.5 to 5.5V supply voltage) removed.  M24C64 and M24C32 products (1.7 to 5.5V supply voltage) added.
		Section 2.3: Chip Enable (E0, E1, E2) and Section 2.4: Write Control (WC) modified, Section 2.6: Supply voltage (VCC) added and replaces Power On Reset: VCC Lock-Out Write Protect section.
		T <sub>A</sub> added, <i>Note 1</i> updated and T <sub>LEAD</sub> specified for PDIP packages in <i>Table 6: Absolute maximum ratings</i> .
29-Jun-2006	7	I <sub>CC0</sub> added, I <sub>CC</sub> voltage conditions changed and I <sub>CC1</sub> specified over the whole voltage range in <i>Table 24: DC characteristics (M24xxx-W, device grade 6)</i> .
		$I_{\rm CC0}$ added, $I_{\rm CC}$ frequency conditions changed and $I_{\rm CC1}$ specified over the whole voltage range in <i>Table 26: DC characteristics (M24xxx-R - device grade 6)</i> .
		t <sub>W</sub> modified in <i>Table 28: AC characteristics</i> .
		SO8N package specifications updated (see <i>Figure 16</i> and <i>Table 19</i> ).
		Device grade 5 added, B and P Process letters added to <i>Table 23:</i> Ordering information scheme. Small text changes.
	8	I <sub>CC1</sub> modified in <i>Table 24: DC characteristics (M24xxx-W, device grade 6).</i>
03-Jul-2006		Note 1 added to Table 27: DC characteristics (M24xxx-F) and table title modified.
	9	UFDFPN8 package specifications updated (see <i>Table 21</i> ). M24128-BW-and M24128-BR part numbers added.
17-Oct-2006		Generic part number corrected in <i>Features on page 1</i> .  I <sub>CC0</sub> corrected in <i>Table 25</i> and <i>Table 24</i> .
		Packages are ECOPACK® compliant.
		Available packages and temperature ranges by product specified in <i>Table 22, Table 24</i> and <i>Table 25</i> .
		Notes modified below Table 23: Input parameters.
27-Apr-2007	10	$V_{IH}$ max modified in DC characteristics tables (see <i>Table 24</i> , <i>Table 25</i> , <i>Table 26</i> and <i>Table 27</i> ).
		C process code added to <i>Table 23: Ordering information scheme</i> .
		For M24xxx-R (1.8 V to 5.5 V range) products assembled from July 2007 on, t <sub>W</sub> will be 5 ms (see <i>Table 28: AC characteristics</i> .
27-Nov-2007	11	Small text changes. Section 2.5: VSS ground and Section 4.9: ECC (error correction code) and write cycling added.
		$\rm V_{IL}$ and $\rm V_{IH}$ modified in Table 26: DC characteristics (M24xxx-R - device grade 6).
27-1NOV-2007		JEDEC standard reference updated below <i>Table 6: Absolute maximum ratings</i> .
		Package mechanical data inch values calculated from mm and rounded to 4 decimal digits (see <i>Section 8: Package mechanical data</i> ).

Table 26. Document revision history (continued)

Date	Revision	Changes
18-Dec-2007	12	Added Section 2.6.2: Power-up conditions, updated Section 2.6.3: Device reset, and Section 2.6.4: Power-down conditions in Section 2.6: Supply voltage (VCC). Updated Figure 5: I2C Fast mode (fC = 400 kHz): maximum Rbus value versus bus parasitic capacitance (Cbus). Replace M24128 and M24C64 by M24128-BFMB6 and M24C64-FMB6, respectively, in Section 4.9: ECC (error correction code) and write cycling. Added temperature grade 6 in Table 21: Operating conditions (M24xxx-F). Updated test conditions for $I_{LO}$ and $V_{LO}$ in Table 24: DC characteristics (M24xxx-W, device grade 6), Table 25: DC characteristics (M24xxx-W, device grade 3), and Table 26: DC characteristics (M24xxx-R - device grade 6). Test condition updated for $I_{LO}$ , and $V_{IH}$ and $V_{IL}$ differentiate for 1.8 $V \le V_{CC} < 2.5 V$ and 2.5 $V \le V_{CC} < 5.5 V$ in Table 27: DC characteristics (M24xxx-F). Updated Table 28: AC characteristics, and Table 17: AC characteristics (M24xxx-F). Updated Figure 14: AC waveforms. Added M24128-BF in Table 25: Available M24C32 products (package, voltage range, temperature grade). Process B removed from Table 23: Ordering information scheme.
30-May-2008	13	Small text changes.  C <i>Process</i> option and Blank <i>Plating technology</i> option removed from <i>Table 23: Ordering information scheme.</i>
15-Jul-2008	14	WLCSP package added (see Figure 3: WLCSP connections (top view, marking side, with balls on the underside) and Section 8: Package mechanical data). Section 4.9: ECC (error correction code) and write cycling updated.
16-Sep-2008	15	I <sub>OL</sub> added to Table 6: Absolute maximum ratings.  Table 24: Available M24C32 products (package, voltage range, temperature grade) and Table 25: Available M24C32 products (package, voltage range, temperature grade) updated.
05-Jan-2009	16	I2C modes supported specified in <i>Features on page 1</i> . Note removed from <i>Table 27: DC characteristics (M24xxx-F)</i> . Small text changes.

Table 26. Document revision history (continued)

Date	Revision	Changes
10-Dec-2009	17	32 and 128 Kbit densities removed.  ECOPACK status of packages specified on page 1 and in Table 23: Ordering information scheme.  Section 2.6.2: Power-up conditions updated. Figure 5: I2C Fast mode (fC = 400 kHz): maximum Rbus value versus bus parasitic capacitance (Cbus) updated. ECC section removed.  t <sub>NS</sub> modified in Table 23: Input parameters. I <sub>CC1</sub> and V <sub>IH</sub> updated in Table 24: DC characteristics (M24xxx-W, device grade 6), Table 25: DC characteristics (M24xxx-W, device grade 3), Table 26: DC characteristics (M24xxx-R - device grade 6) and Table 27: DC characteristics (M24xxx-F). Note added to Table 26: DC characteristics (M24xxx-R - device grade 6). Table 28: AC characteristics modified. Figure 14: AC waveforms modified. Note added below Figure 18: UFDFPN8 (MLP8) - 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, package outline. Small text changes.
05-Feb-2010	18	Number of bytes changed for Page Write in <i>Table 5: Operating modes</i> .
15-Sep-2010	19	Updated tables (process letter K) under Section 6:  - Table 6: ESD HBM passes 3000 V  Updated tables (process letter K) under Section 7:  - Table 17 (1MHz AC) inserted,  - Table 16, Table 17: Tclqv(min) = 100 ns  - Table 16, Table 17: tNS = 80 ns
16-Nov-2010	20	Added M24C64-DF device.  Updated Features, Section 1: Description, Section 4: Device operation.  Changed title of Figure 2: 8-pin package connections.  Updated Table 10: AC test measurement conditions.  Replaced Figure 18: UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, package outline and Table 21: UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, data.  Added Table 25: M24C64-D product (package, voltage range, temperature grade).
08-Dec-2010	21	Added WLCSP in Features and Figure 3: WLCSP connections (top view).  Updated Table 21: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data.  Updated Table 24: Available M24C64 products (package, voltage range, temperature grade) and Table 25: M24C64-D product (package, voltage range, temperature grade).

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

