#### **MAX77812**

# Quad-Phase, 20A Max, Configurable Buck Regulator

#### **General Description**

The MAX77812 is a quad-phase, high-current, buck regulator for multicore applications processors in the latest smart phones and tablets. The MAX77812 achieves world-class transient response with miniature PCB footprint through the use of small inductors and output capacitors. Differential remote sense feedback enables tight DC and AC accuracy at the point of load. The MAX77812's flexible architecture allows user-selectable phase configurations such as 4, 3 + 1, 2 + 2, 2 + 1 + 1, and 1 + 1 + 1 + 1.

Programmable current limit minimizes inductor size given the system's actual requirements. Programmable soft-start ramp rate, rising and falling ramp rates, and startup operation provide control over inrush current as the regulator transitions between operating states. An output voltage range of 0.25V to 1.525V supports a wide range of application processors, down to the lowest power retention states.

Multifunction general-purpose inputs and high-speed serial interface provide flexible enable control of each regulator, DVS operation, and output voltage ramp rate control that enables rapid output voltage adjustment to optimize performance in all system operating states.

The MAX77812 features I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The MAX77812 I<sup>2</sup>C supports SCL clock rates up to 3.4MHz. The MAX77812 I<sup>2</sup>C can be configured as a 26MHz (typ) SPI interface by I<sup>2</sup>C SPI SEL input pin.

The MAX77812 is available in a 64-bump 0.4mm pitch WLP package with a maximum height of 0.8mm.

#### **Applications**

- Smartphones
- Tablets
- DSLR Cameras
- Drones
- Micro Processors (CPU/GPU) and FPGAs

#### **Benefits and Features**

- 20A Maximum Output Current
- 2.5V to 5.5V Input Voltage Range
- Output Voltage Range from 0.25V to 1.525V in 5mV Steps
- ±0.5% Typical DC Output Voltage Accuracy
- 90% Peak Efficiency at 3.8V<sub>IN</sub>, 1.1V<sub>OUT</sub>, L = 220nH (13mΩ DCR)
- Enhanced Load Transient Response
- Programmable Ramp-Up and Ramp-Down Slew Rate
- Auto (SKIP/PWM) or Forced PWM Modes
- User-Selectable Phase Configurations
- Multifunction General-Purpose Inputs
- Watchdog Timer Reset Input
- Interrupt Output for Status and Fault Conditions
- High-Speed (Up to 3.4MHz) I<sup>2</sup>C Serial Interface with an Option for 30MHz SPI Interface

Ordering Information appears at end of data sheet.



## **Absolute Maximum Ratings**

SYS, VIO to AGND	
DGND to AGND	
SCL, SDA/MOSI, MISO, SCS, IRQB,	
WDTRSTB_IN to DGND	0.3V to (V <sub>VIO</sub> + 0.3V)
PH_CFG0, PH_CFG1, PH_CFG2,	
I2C_SPI_SEL to AGND	0.3V to (V <sub>SYS</sub> + 0.3V)
IN12, IN34 to PGNDx	0.3V to $(V_{SYS} + 0.3V)$
LX1/2/3/4 to PGNDx	0.3V to $(V_{IN} + 0.3V)$
PGND1/2/3/4 to AGND	0.3V to +0.3V

SNS1P, SNS2P, SNS3P, SNS4P to AGND0.3	V to $(V_{IN} + 0.3V)$
SNS1N, SNS2N, SNS3N, SNS4N to AGND	0.3V to +0.3V
LX1/2/3/4 RMS Current (Note 1)	1.6A
Continuous Power Dissipation at $T_A = +70$ °C	
(derate 26.17mW/°C above +70°C)	2094mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+260°C

Note 1: LXx node has internal clamp diodes to PGNDx and INx. Applications that give forward bias to these diodes should ensure that the total power loss does not exceed the power dissipation limit of IC package.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Thermal Characteristics (Note 2)**

WLF

Junction-to-Ambient Thermal Resistance (θ<sub>JA</sub>) ......33.2°C/W

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### **Electrical Characteristics**

#### **Top-Level Electrical Characteristics**

 $(V_{SYS} = V_{INx} = +3.8V, V_{VIO} = +1.8V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GLOBAL INPUT SUPPLY						
Operating Voltage Range	V <sub>SYS</sub>		2.5		5.5	V
Shutdown Supply Current	I <sub>SHDN</sub>	CE = low, T <sub>A</sub> = +25°C		2	5	μA
Standby Current	IQ	CE = high and bucks are off, T <sub>A</sub> = +25°C		25		μA
	I <sub>LP_SKIP1</sub>	4-phase configuration (no switching)		120		
	I <sub>LP_SKIP2</sub>	3 + 1-phase configuration (no switching)		190		
No Load Supply Current in Low Power Skip Mode	I <sub>LP_SKIP3</sub>	2 + 2-phase configuration (no switching)		190		μA
	I <sub>LP_SKIP4</sub>	2 + 1 + 1-phase configuration (no switching)		265		
	I <sub>LP_SKIP5</sub>	1 + 1 + 1 + 1-phase configuration (no switching)		340	510	

## **Top-Level Electrical Characteristics (continued)**

 $(V_{SYS} = V_{INx} = +3.8V, V_{VIO} = +1.8V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	I <sub>SKIP1</sub>	4-phase configuration (no switching)		150		
	I <sub>SKIP2</sub>	3 + 1-phase configuration (no switching)		250		
No Load Supply Current in Skip Mode	I <sub>SKIP3</sub>	2 + 2-phase configuration (no switching)		250		μA
	I <sub>SKIP4</sub>	2 + 1 + 1-phase configuration (no switching)		350		
	I <sub>SKIP5</sub>	1 + 1 + 1 + 1-phase configuration (no switching)		460	690	
	I <sub>SKIP_ETR1</sub>	4-phase configuration (no switching, ETR enabled)		180		
	I <sub>SKIP_ETR2</sub>	3 + 1-phase configuration (no switching, ETR enabled)		310		
No Load Supply Current in Skip Mode with ETR	I <sub>SKIP_ETR3</sub>	2 + 2-phase configuration (no switching, ETR enabled)		310		μA
	I <sub>SKIP_ETR4</sub>	2 + 1 + 1-phase configuration (no switching, ETR enabled)		440		
	I <sub>SKIP_ETR5</sub>	1 + 1 + 1 + 1-phase configuration (no switching, ETR enabled)		580	870	
V <sub>SYS</sub> UNDERVOLTAGE LOCKOU	Т					
V <sub>SYS</sub> Undervoltage Lockout Threshold	V <sub>UVLO_R</sub>	V <sub>SYS</sub> rising (OTP options: 2.5V, 2.6V, 2.7V, 2.8V)	2.375	2.50	2.625	V
	V <sub>UVLO_F</sub>	V <sub>SYS</sub> falling (default)		2.15		
THERMAL PROTECTION						
Thermal Protection Threshold	T <sub>SHDN</sub>	T <sub>J</sub> rising, 15°C hysteresis		165		°C
Thermal Interrupt at 120°C	T <sub>INT120</sub>	T <sub>J</sub> rising, 15°C hysteresis		120		°C
Thermal Interrupt at 140°C	T <sub>INT140</sub>	T <sub>J</sub> rising, 15°C hysteresis		140		°C

## **Top-Level Electrical Characteristics (continued)**

 $(V_{SYS} = V_{INx} = +3.8V, V_{VIO} = +1.8V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC AND CONTROL INPUTS						
Input Low Level	VIL	PH_CFG0, PH_CFG1, PH_CFG2, I2C_SPI_SEL, $V_{SYS} \le 5.5V$ , $T_A = +25^{\circ}C$			0.4	V
		CE, EN, LPM, GPI0, GPI1, WDTRSTB_IN, T <sub>A</sub> = +25°C			0.3 x V <sub>VIO</sub>	
Input High Level	V <sub>IH</sub>	PH_CFG0, PH_CFG1, PH_CFG2, I2C_SPI_SEL, $V_{SYS} \le 5.5V$ , $T_A = +25^{\circ}C$	1.2			V
		CE, EN, LPM, GPI0, GPI1, WDTRSTB_IN, T <sub>A</sub> = +25°C	0.7 x V <sub>VIO</sub>			
	I <sub>LK</sub>	PH_CFG0, PH_CFG1, PH_CFG2, I2C_SPI_SEL, V <sub>SYS</sub> = 5.5V, CE = 1.8V, T <sub>A</sub> = +25°C	-1	+0.001	+1	
Laria Irrait Laglana Cumant		CE, EN, LPM, GPI0, GPI1, CE = 1.8V, T <sub>A</sub> = +25°C	-1	+0.001	+1	
Logic Input Leakage Current		PH_CFG0, PH_CFG1, PH_CFG2, I2C_SPI_SEL, V <sub>SYS</sub> = 5.5V, CE = 1.8V, T <sub>A</sub> = +85°C (Note 4)		0.1		- μΑ
		CE, EN, LPM, GPI0, GPI1, CE = 1.8V, T <sub>A</sub> = +85°C (Note 4)		0.1		
IRQ Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1mA			0.4	V
IRQ Output High Leakage	less and	T <sub>A</sub> = +25°C	-1	0.001	+1	
по оприг підп сеакаўе	I <sub>LK</sub> OH	T <sub>A</sub> = +85°C (Note 4)		0.1		μA
INTERNAL PULL-UP/DOWN RESI	STANCE					
WDTRSTB_IN Pullup Resistance	R <sub>PU</sub>	Pullup resistance to VIO	400	800	1600	kΩ
GPI0, GPI1, EN, LPM Pulldown Resistance	R <sub>PD</sub>	Pulldown resistance to DGND	400	800	1600	kΩ

### I<sup>2</sup>C Electrical Characteristics

 $(V_{SYS} = +3.8V, V_{VIO} = +1.8V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
VIO Supply Voltage Range	V <sub>VIO</sub>		1.65	1.8	V <sub>SYS</sub>	V
VIO Dynamic Supply Current	I <sub>VIO</sub>	f <sub>SCL</sub> = f <sub>SDA</sub> = 1MHz		50		μA
V <sub>SYS</sub> Dynamic Supply Current	I <sub>SYS</sub>			5		μA
SDA AND SCL I/O STAGES						
SCL, SDA Input High Voltage	V <sub>IH</sub>		0.7 x V <sub>VIO</sub>			V
SCL, SDA Input Low Voltage	V <sub>IL</sub>				0.3 x V <sub>VIO</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>			0.05 x V <sub>VIO</sub>		V
SCL, SDA Input Hysteresis in HS Mode	V <sub>HYS_HS</sub>			0.1 x V <sub>VIO</sub>		V
SDA Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 5mA			0.4	V
SCL, SDA Input Capacitance	C <sub>I</sub>			10		pF
SCL, SDA Input Leakage Current	1	T <sub>A</sub> = +25°C	-1	+0.001	+1	μA
OCL, ODA IIIput Leakage Current	I <sub>LK</sub>	T <sub>A</sub> = +85°C (Note 4)		0.1		μΛ
I <sup>2</sup> C-COMPATIBLE INTERFACE TII	WING (STANDA	RD, FAST AND FAST MODE PLUS	) (Note 5)			
Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Bus Free Time between STOP and START Condition	t <sub>BUSF</sub>		0.5			μs
Hold Time (REPEATED) START Condition	t <sub>HD_START</sub>		0.26			μs
SCL Low Period	t <sub>LOW</sub>		0.5			μs
SCL High Period	t <sub>HIGH</sub>		0.26			μs
Setup Time REPEATED START Condition	tsu_start		0.26			μs
Data Hold Time	tHD_DATA	Transmit mode	0		450	ns
Data Setup Time	t <sub>SU_DATA</sub>		50			ns
SCL, SDA Receiving Rise Time	t <sub>R_REV</sub>				120	ns
SCL, SDA Receiving Fall Time	t <sub>F_REV</sub>		20 x V <sub>VIO</sub> /5.5		120	ns

## I<sup>2</sup>C Electrical Characteristics (continued)

 $(V_{SYS} = +3.8V, V_{VIO} = +1.8V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL, SDA Transmitting Fall Time	t <sub>F_TRA</sub>		20 x V <sub>VIO</sub> /5.5		120	ns
Setup Time for STOP Condition	t <sub>SU_STOP</sub>		0.26			μs
Data Valid Time	tvd_data				450	ns
Data Valid Acknowledge Time	t <sub>VD_ACK</sub>				450	ns
Bus Capacitance	C <sub>B</sub>				550	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>				50	ns
I <sup>2</sup> C-COMPATIBLE INTERFACE TI	MING (HIGH-SP	EED MODE, C <sub>B</sub> = 100pF) (Note 5)				
Clock Frequency	f <sub>SCL</sub>				3.4	MHz
Hold Time (REPEATED) START Condition	t <sub>HD_START</sub>		160			ns
SCL LOW Period	t <sub>LOW</sub>		160			ns
SCL HIGH Period	t <sub>HIGH</sub>		60			ns
Setup Time REPEATED START Condition	tsu_start		160			ns
Data Hold Time	t <sub>HD_DATA</sub>		0		70	ns
Data Setup Time	t <sub>SU_DATA</sub>		10			ns
SCL Rise Time	t <sub>R_SCL</sub>	T <sub>A</sub> = +25°C	10		40	ns
SCL Rise Time after REPEATED START Condition and after Acknowledge Bit	<sup>t</sup> R_SCL1	T <sub>A</sub> = +25°C	10		40	ns
SCL Fall Time	t <sub>F_SCL</sub>	T <sub>A</sub> = +25°C	10		40	ns
SDA Rise Time	t <sub>R_SDA</sub>	T <sub>A</sub> = +25°C	10		40	ns
SDA Fall Time	t <sub>F_SDA</sub>	T <sub>A</sub> = +25°C			40	ns
Setup Time for STOP Condition	t <sub>SU_STOP</sub>		160			ns
Bus Capacitance	C <sub>B</sub>				100	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>		0		10	ns

## I<sup>2</sup>C Electrical Characteristics (continued)

 $(V_{SYS} = +3.8V, V_{VIO} = +1.8V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C-COMPATIBLE INTERFACE TII	MING (HIGH-SP	EED MODE, C <sub>B</sub> = 400pF) (Note 5)				
Clock Frequency	f <sub>SCL</sub>				1.7	MHz
Hold Time (REPEATED) START Condition	t <sub>HD_START</sub>		160			ns
SCL Low Period	t <sub>LOW</sub>		320			ns
SCL High Period	t <sub>HIGH</sub>		120			ns
Setup Time REPEATED START Condition	tsu_start		160			ns
DATA Hold Time	t <sub>HD_DATA</sub>		0		150	ns
DATA Setup Time	t <sub>SU_DATA</sub>		10			ns
SCL Rise Time	t <sub>R_SCL</sub>	T <sub>A</sub> = +25°C	20		80	ns
SCL Rise Time after REPEATED START Condition and after Acknowledge Bit	t <sub>R_SCL1</sub>	T <sub>A</sub> = +25°C	20		80	ns
SCL Fall Time	t <sub>F_SCL</sub>	T <sub>A</sub> = +25°C	20		80	ns
SDA Rise Time	t <sub>R SDA</sub>	T <sub>A</sub> = +25°C	20		80	ns
SDA Fall Time	t <sub>F_SDA</sub>	T <sub>A</sub> = +25°C			80	ns
Setup Time for STOP Condition	tsu_stop		160			ns
Bus Capacitance	C <sub>B</sub>				400	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>		0		10	ns

## **SPI Electrical Characteristics**

 $(V_{SYS} = +3.8V, V_{VIO} = +1.8V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY AND I/O STAGE	S					
VIO Supply Voltage Range	V <sub>VIO</sub>		1.65	1.8	V <sub>SYS</sub>	V
Input Leakage Current	I <sub>IH_SPI</sub> ,	T <sub>A</sub> = +25°C	-1	+0.001	+1	μA
(SCS, SCL, MOSI)	I <sub>IL_SPI</sub>	T <sub>A</sub> = +85°C (Note 4)		0.1		J 1
Input Capacitance (SCS, SCL, MOSI)	Cl			10		pF
Input LOW Voltage (SCS, SCL, MOSI)	$V_{IL}$				0.3 x V <sub>VIO</sub>	V
Input HIGH Voltage (SCS, SCL, MOSI)	V <sub>IH</sub>		0.7 x V <sub>VIO</sub>			V
Input Hysteresis (SCS, SCL, MOSI)	V <sub>HYS</sub>			0.1 x V <sub>VIO</sub>		
MISO Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1mA			0.2	V
MISO Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 1mA	V <sub>VIO</sub> - 0.2			V
MISO Leakage Current	1	High-impedance state, T <sub>A</sub> = +25°C	-1	+0.001	+1	
WISO Leakage Current	<sup>I</sup> LK_HIZ	High-impedance state, T <sub>A</sub> = +85°C (Note 4)		0.1		μΑ
SPI INTERFACE TIMING (Note 5)						
SPI Operating Frequency	f <sub>SCL</sub>			26	30	MHz
MOSI Input Valid to SCL Rising Edge	tsu_mosi		10			ns
MOSI Input Valid from SCL Rising Edge	t <sub>HD_MOSI</sub>		10			ns
MISO Valid from SCL Rising Edge	t <sub>D_MOSI</sub>	C <sub>L</sub> = 50pF		9		ns
MISO Rising/Falling Time	t <sub>R</sub> , t <sub>F</sub>	C <sub>L</sub> = 20pF			10	ns
SCS Setup Time	tsu_scs		20			ns
SCS Hold Time	t <sub>HD_SCS</sub>		20			ns
Minimum SCS High Pulse Width	t <sub>SCS_H(MIN)</sub>		50			ns

## **QUAD-PHASE BUCK Electrical Characteristics**

 $(V_{SYS} = V_{INx} = +3.8V, V_{OUTx} = 0.85V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
POWER SUPPLY					
Input Voltage Range	V <sub>INx</sub>		2.5	V <sub>SYS</sub>	V
Output Voltage Range	V <sub>OUT</sub>	Programmable with 8-bit resolution, 5mV/LSB	0.25	1.525	V
DC OUTPUT VOLTAGE ACCUR	ACY				
	V	Force PWM mode, differential remote sensing, $V_{OUT} \ge 0.65V$ , $I_{OUT} = 0mA$ , $C_{OUT(EFF)} = 64\mu F$ , $T_A = +25^{\circ}C$	-0.5	+0.5	%
	V <sub>ACC_INIT</sub>	Force PWM mode, differential remote sensing, $0.45V \le V_{OUT} < 0.6V$ , $I_{OUT} =$ $0$ mA, $C_{OUT(EFF)} = 64 \mu F$ , $T_A = +25$ °C	-6	+6	mV

## **QUAD-PHASE BUCK Electrical Characteristics (continued)**

 $(V_{SYS} = V_{INx} = +3.8V, V_{OUTx} = 0.85V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Load Regulation		Forced PWM mode, differential remote sensing, I <sub>OUT</sub> = 0A to 5A, C <sub>OUT</sub> (EFF) = 64µF (Note 5)		-0.001		V/A
Line Regulation		Forced PWM mode, differential remote sensing, V <sub>INx</sub> = 2.5V to 5.5V, V <sub>OUT</sub> = Default, I <sub>OUT</sub> = 0mA, C <sub>OUT(EFF)</sub> = 64µF	-0.005		+0.005	V/V
AC OUTPUT VOLTAGE ACCUR	ACY					
Line Transient Response	VDROOP	$\begin{split} &V_{\text{INx}} = 3.4 \text{V to } 2.9 \text{V to } 3.4 \text{V,} \\ &t_{\text{RISE}} = t_{\text{FALL}} = 10 \mu \text{s, } V_{\text{OUT}} \\ &= 1.1 \text{V, } l_{\text{OUT}} = 2 \text{A,} \\ &L = 220 \text{nH (DCR} = 13 \text{m}\Omega), \\ &C_{\text{OUT}(\text{EFF})} = 16 \mu \text{F} \\ &(\text{ESR} = 5 \text{m}\Omega, \text{ESL} = 300 \text{pH}) \\ &\text{per phase (Note 5)} \end{split}$		15		mV
Load Transient Response	V <sub>DROOP</sub>	SKIP/PWM mode, differential remote sensing, $V_{OUT}$ = 1.1V, $I_{OUT}$ = 0.1A to 4A (100A/ $\mu$ s), L = 220nH (DCR = 13m $\Omega$ ), COUT(EFF) = 16 $\mu$ F (ESR = 5m $\Omega$ , ESL = 300pH) per Phase (Note 5)		45		mV

## **QUAD-PHASE BUCK Electrical Characteristics (continued)**

 $(V_{SYS} = V_{INx} = +3.8V, V_{OUTx} = 0.85V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RAMP RATE						
		B_SS_SR[2:0] = 000b (Note 6)		1.25		
		B_SS_SR[2:0] = 001b (Note 6)		2.5		
		B_SS_SR[2:0] = 010b (Note 6)		5		
Soft-Start Slew Rate		B_SS_SR[2:0] = 011b (Note 6)		10		mV/μs
		B_SS_SR[2:0] = 100b (default) (Note 6)		20		
		B_SS_SR[2:0] = 101b (Note 6)		40		
		B_SS_SR[2:0] = 110b or 111b (Note 6)		60		
		B_SD_SR[2:0] = 000b (Note 6)		1.25		
		B_SD_SR[2:0] = 001b (Note 6)		2.5		
		B_SD_SR[2:0] = 010b (default) (Note 6)		5		
Shutdown Slew Rate		B_SD_SR[2:0] = 011b (Note 6)		10		mV/μs
		B_SD_SR[2:0] = 100b (Note 6)		20		
				40		
		B_SD_SR[2:0] = 110b or 111b (Note 6)		60		

## **QUAD-PHASE BUCK Electrical Characteristics (continued)**

 $(V_{SYS} = V_{INx} = +3.8V, V_{OUTx} = 0.85V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN TYI	P MAX	UNITS	
		B_RU_SR[2:0] = 000b (Note 6)	1.2	5		
		B_RU_SR[2:0] = 001b (Note 6)	2.5			
		B_RU_SR[2:0] = 010b (Note 6)	5		mV/μs	
DVS Ramp-Up Slew Rate		B_RU_SR[2:0] = 011b (Note 6)	10			
		B_RU_SR[2:0] = 100b (default) (Note 6)	20			
		B_RU_SR[2:0] = 101b (Note 6)	40			
		B_RU_SR[2:0] = 110b or 111b (Note 6)	60			
		B_RD_SR[2:0] = 000b (Note 6)	1.25			
		B_RD_SR[2:0] = 001b (Note 6)	2.5	<b>;</b>		
		B_RD_SR[2:0] = 010b (default) (Note 6)	5			
DVS Ramp-Down Slew Rate		B_RD_SR[2:0] = 011b (Note 6)	10		mV/μs	
		B_RD_SR[2:0] = 100b (Note 6)	20			
		B_RD_SR[2:0] = 101b (Note 6)	40			
		B_RD_SR[2:0] = 110b or 111b (Note 6)	60			
Turn-On Delay Time	tON_DLY1	From EN signal to LXB switching with bias on (Note 6)	30			
	tON_DLY2	From EN signal to LXB switching with bias off (Note 5)	85		μs	

## **QUAD-PHASE BUCK Electrical Characteristics (continued)**

 $(V_{SYS} = V_{INx} = +3.8V, V_{OUTx} = 0.85V, T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER STAGE							
	I <sub>OUT(MAX)</sub>	Continuous RMS current per phase, V <sub>IN</sub> < 3.2V (Note 5)	4000				
Maximum Output Current	I <sub>OUT(MAX)</sub>	Continuous RMS current per phase, 3.2V ≤ V <sub>IN</sub> ≤ 5.5V (Note 5)		5000		mA	
	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 000b		3000			
	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 001b		3600			
	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 010b		4200			
	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 011b		4800			
PMOS Peak Current Limit	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 100b		5400		mA	
	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 101b (default)	4800	6000	7200		
	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 110b		6600		İ	
	I <sub>PLIM</sub>	Mx_ILIM[2:0] = 111b		7200			
	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 000b		2000			
	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 001b		2400		-	
	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 010b		2800			
,	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 011b		3200			
NMOS Valley Current Limit	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 100b		3600		mA	
	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 101b (default)	3200	4000	4800		
,	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 110b		4400			
,	I <sub>VLIM</sub>	Mx_ILIM[2:0] = 111b		4800			
NMOS Negative Current Limit	I <sub>NLIM</sub>	Per phase	-2000	-1500	-1000	mA	
Switching Frequency	f <sub>SW</sub>	V <sub>OUT</sub> = default, forced PWM mode	1.6	2.0	2.8	MHz	
High-Side PMOS On-Resistance	R <sub>DSON(PMOS)</sub>	INx to LXx, I <sub>LXx</sub> = -150mA		32	70	mΩ	
Low-Side NMOS On-Resistance	R <sub>DSON(NMOS)</sub>	LXx to PGNDx, I <sub>LXx</sub> = 150mA		15	29	mΩ	
LX Active Discharge Resistance	R <sub>AD_LX</sub>	Resistance from LXx to PGNDx, per phase, output disabled		100	200	Ω	

### **QUAD-PHASE BUCK Electrical Characteristics (continued)**

 $(V_{SYS} = V_{INX} = +3.8V, \ V_{OUTX} = 0.85V, \ T_A = -40 ^{\circ}C \ to \ +85 ^{\circ}C, \ typical \ values \ are \ at \ T_A = +25 ^{\circ}C, \ unless \ otherwise \ noted.) \ (Note \ 3)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
IVI cakaga Current	I <sub>LKG_LX</sub>	V <sub>LXx</sub> = 0V or 5.5V, T <sub>A</sub> = +25°C	-1	0.1	+1	
LX Leakage Current	I <sub>LKG_LX</sub>	$V_{LXx} = 0V \text{ or } 5.5V,$ $T_A = +85^{\circ}C \text{ (Note 4)}$		1		- μΑ
Nominal Inductance	L <sub>NOM</sub>	(Note 5)		220		nH
Minimum Effective Output Capacitance	C <sub>OUT(EFF_MIN)</sub>	0μA < I <sub>OUT</sub> < 5000mA per phase (Note 5)		16		μF
EFFICIENCY AND OUTPUT RI	PPLE					
Peak Efficiency	ηρκ	L = 220nH (DCR = $13m\Omega$ ), COUT(EFF) = $16\mu$ F (ESR = $5m\Omega$ , ESL = $300$ pH) per Phase (Note 5)		90		%
Heavy Load Efficiency	ηнеаvy	$I_{OUT}$ = 5A, L = 220nH (DCR = 13mΩ), C <sub>OUT</sub> (EFF) = 16μF (ESR = 5mΩ, ESL = 300pH) per Phase (Note 5)		75		%
Skip Mode Output Ripple	V <sub>RIP_SKIP</sub>	Skip mode, $I_{OUT}$ = 0.1A, L = 220nH (DCR = 13m $\Omega$ ), $C_{OUT(EFF)}$ = 16 $\mu$ F (ESR = 5m $\Omega$ , ESL = 300pH) per phase (Note 7)		10		mV <sub>P-P</sub>
FPWM Mode Output Ripple	V <sub>RIP_</sub> FPWM	Forced PWM mode, differential remote sensing, I <sub>OUT</sub> = 0.1A, L = 220nH (DCR = 13mΩ), C <sub>OUT(EFF)</sub> = 16μF (ESR = 5mΩ, ESL = 300pH) per phase (Note 7)		5		mV <sub>P-P</sub>
POWER OK COMPARATOR						
Output POK Trip Level		Rising threshold		90		- %
Catpat i Oit inp Lovoi		Falling threshold		85	90	/0

**Note 3:** Limits are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed through correlation using statistical quality control methods.

Note 4: Guaranteed by ATE characterization. Not directly tested in production.


Note 5: Guaranteed by design. Not production tested.

Note 6: Guaranteed by design. Production tested through scan.


Note 7: Internal design target.


## **Typical Operating Characteristics**


 $(V_{SYS} = 3.8V, V_{OUT} = 0.85V, I_{OUT} = 0A, CE = high, PH_CFG0 = PH_CFG1 = PH_CFG2 = 0, FPWM = 0, LPM = 0, ETR = 0, T_A = +25^{\circ}C, unless otherwise noted.)$ 





 $(V_{SYS} = 3.8V, V_{OUT} = 0.85V, I_{OUT} = 0A, CE = high, PH_CFG0 = PH_CFG1 = PH_CFG2 = 0, FPWM = 0, LPM = 0, ETR = 0, T_A = +25^{\circ}C, unless otherwise noted.)$ 
















































































































 $(V_{SYS} = 3.8V, V_{OUT} = 0.85V, I_{OUT} = 0A, CE = high, PH_CFG0 = PH_CFG1 = PH_CFG2 = 0, FPWM = 0, LPM = 0, ETR = 0, T_A = +25^{\circ}C, unless otherwise noted.)$ 




















# **Bump Configuration**



# **Bump Description**

BIMP   NAME   FUNCTION     A1, B1, B2   PGND1   Phase1 Power Ground     A2, A3, B3   LX1   Phase1 Switch Node     A4, A5, B4, B5   IN12   Phase1/2 Input. Bypass to PGND1/2 with a 10μF capacitor.     A6, A7, B6   LX2   Phase2 Switch Node     A8, B7, B8   PGND2   Phase2 Power Ground     C1, C8, E5, E8, F1, F8   AGND   Analog Ground     C2   SNS1N   Phase1 Differential Negative Remote Sense Input     C3   IRQ   Interrupt Output. A 100kΩ external pullup resistor to VIO is required. High impedance when CE = low.     C4   SNS1P   Phase 1 Differential Positive Remote Sense Input     C6   SNS2P   Phase 2 Differential Positive Remote Sense Input     C7   SNS2N   Phase 2 Differential Positive Remote Sense Input     C6   EN   Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DCND. If this pin is not used, leave it unconnected.     C7   SNS2N   Phase 2 Differential Regative Remote Sense Input     C8   IPC   Clock Input. High impedance in off state. A 1.5kΩ-2.2kΩ of pullup resistor to VIO is required.     D1   SCL   IPC   Clock Input. High impedance in off state. A 1.5kΩ-2.2kΩ of pullup resistor to VIO is required.     D3   VIO   IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.     Active-High Chip Enable Input.   CE = High (standby), IPC interface is enabled and regulators are ready to be turned on.   CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.		amp Beschption				
A2, A3, B3 LX1 Phase1 Switch Node A4, A5, B4, B5 IN12 Phase1/2 Input. Bypass to PGND1/2 with a 10μF capacitor. A6, A7, B6 LX2 Phase2 Switch Node A8, B7, B8 PGND2 Phase2 Power Ground C1, C8, E5, E8, F1, F8 AGND Analog Ground C1, C8, E5, E8, F1, F8 AGND Analog Ground C2 SNS1N Phase1 Differential Negative Remote Sense Input C3 IRQ Interrupt Output. A 100kΩ external pullup resistor to VIO is required. High impedance when CE = low. C4 SNS1P Phase 1 Differential Positive Remote Sense Input C6 SNS2P Phase 2 Differential Positive Remote Sense Input C6 SNS2P Phase 2 Differential Positive Remote Sense Input C7 SNS2N Phase 2 Differential Positive Remote Sense Input C8 IP Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected. C7 SNS2N Phase 2 Differential Negative Remote Sense Input D1 SCL IP CC Lock Input. High impedance in off state. A 1.5kΩ-2.2kΩ of pullup resistor to VIO is required. D2 SCS Active-Low SPI Chip Select D3 VIO IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor. C8 = Ligh (standby), IPC interface is enabled and regulators are ready to be turned on. C8 = Ligh Calandby, IPC interface is enabled and regulators are ready to be turned on. C8 = Ligh (standby), IPC interface is enabled and regulators are ready to the turned on. C9 = Ligh (standby), IPC interface is enabled and regulators are ready to be turned on. C9 = Ligh (standby), IPC interface is enabled and regulators are ready to be turned on. C9 = Ligh (standby), IPC interface is enabled and regulators are ready to the turned on. C9 = Ligh (standby), IPC interface is enabled and regulators are ready to be turned on. C9 = Ligh (standby), IPC interface is enabled and regulators are ready to the turned on. C9 = Ligh (standby), IPC interface is enabled and regulators are ready to the turned on. C9 = Ligh (standby), IPC interface is enabled and regulators are ready to the turned on. C9 = Ligh (standby), IPC interface is enabled an	BUMP	NAME	FUNCTION			
A4, A5, B4, B5 IN12 Phase1/2 Input. Bypass to PGND1/2 with a 10μF capacitor.  A6, A7, B6 LX2 Phase2 Switch Node  A8, B7, B8 PGND2 Phase2 Power Ground  C1, C8, E5, E8, F1, F8  AGND Analog Ground  C2 SNS1N Phase1 Differential Negative Remote Sense Input  C3 IRQ Interrupt Output. A 100kΩ external pullup resistor to VIO is required. High impedance when CE = low.  C4 SNS1P Phase 1 Differential Positive Remote Sense Input  C5 SNS2P Phase 2 Differential Positive Remote Sense Input  C6 EN Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  C7 SNS2N Phase 2 Differential Negative Remote Sense Input  C6 EN Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  C7 SNS2N Phase 2 Differential Negative Remote Sense Input  C8 Clock Input. High impedance in off state. A 1.5kΩ-2.2kΩ of pullup resistor to VIO is required.  C8 Active-Low SPI Chip Select  D3 VIO IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.  C8 Low (Shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.  D5 WDTRSTB_IN Pin Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.  C8 Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  C9 Serial Interface Selection Input. Latches at POR. I2C_SPI_SEL = High: SPI  SDAMOSI Reater). Voltage Input. Bypass to AGND with a 1μF capacitor.  I2C SPI_SEL = High: SPI  SCAL PINCE = High: SPI  SCAL PINCE = High: SPI  SCAL PINCE = High: SPI  Active-High, General-Purpose Input. An 800kΩ Internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	A1, B1, B2	PGND1	Phase1 Power Ground			
A6, A7, B6         LX2         Phase2 Switch Node           A8, B7, B8         PGND2         Phase2 Power Ground           C1, C8, E5, E8, F1, F8         AGND         Analog Ground           C2         SNS1N         Phase1 Differential Negative Remote Sense Input           C3         IRQ         Interrupt Output. A 100kΩ external pullup resistor to VIO is required. High impedance when CE = low.           C4         SNS1P         Phase 1 Differential Positive Remote Sense Input           C5         SNS2P         Phase 2 Differential Positive Remote Sense Input           C6         EN         Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.           C7         SNS2N         Phase 2 Differential Negative Remote Sense Input           D1         SCL         IPC Clock Input. High impedance in off state. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required.           D2         SCS         Active-Low SPI Chip Select           D3         VIO         IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.           CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.           D5         WDTRSTB_IN         Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.     <	A2, A3, B3	LX1	Phase1 Switch Node			
A8, B7, B8         PGND2         Phase2 Power Ground           C1, C8, E5, E8, F1, F8         AGND         Analog Ground           C2         SNS1N         Phase1 Differential Negative Remote Sense Input           C3         IRQ         Interrupt Output. A 100kΩ external pullup resistor to VIO is required. High impedance when CE = low.           C4         SNS1P         Phase 1 Differential Positive Remote Sense Input           C5         SNS2P         Phase 2 Differential Positive Remote Sense Input           C6         EN         Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.           C7         SNS2N         Phase 2 Differential Negative Remote Sense Input           D1         SCL         Phase 2 Differential Negative Remote Sense Input           D2         SCS         Active-Low SPI Chip Select           D3         VIO         IO Supply Voltage Input. Bypass to DGND with a 0.1µF capacitor.           D4         CE         Eligh (Standby), I2C interface is enabled and regulators are ready to be turned on. CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.           D5         WDTRSTB_IN         pin is not used, leave it unconnected.           D6         LPM         Global Low Power Mode Input (Active-High, Logically OR	A4, A5, B4, B5	IN12	Phase1/2 Input. Bypass to PGND1/2 with a 10µF capacitor.			
C1, C8, E5, E8, F1, F8         AGND         Analog Ground           C2         SNS1N         Phase1 Differential Negative Remote Sense Input           C3         IRQ         Interrupt Output. A 100kΩ external pullup resistor to VIO is required. High impedance when CE = low.           C4         SNS1P         Phase 1 Differential Positive Remote Sense Input           C5         SNS2P         Phase 2 Differential Positive Remote Sense Input           C6         EN         Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.           C7         SNS2N         Phase 2 Differential Negative Remote Sense Input           D1         SCL         IPC Clock Input. High impedance in off state. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required.           D2         SCS         Active-Low SPI Chip Select           D3         VIO         IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.           D4         CE         Eligh (standby), I2C interface is enabled and regulators are ready to be turned on. CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.           D5         WDTRSTB_IN         pin is not used, leave it unconnected.           D6         LPM         Global Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pull	A6, A7, B6	LX2	Phase2 Switch Node			
F1, F8	A8, B7, B8	PGND2	Phase2 Power Ground			
Interrupt Output. A 100kΩ external pullup resistor to VIO is required. High impedance when CE = low.   C4		AGND	Analog Ground			
CE = low.  C4 SNS1P Phase 1 Differential Positive Remote Sense Input  C5 SNS2P Phase 2 Differential Positive Remote Sense Input  C6 EN Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  C7 SNS2N Phase 2 Differential Negative Remote Sense Input  D1 SCL I²C Clock Input. High impedance in off state. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required.  D2 SCS Active-Low SPI Chip Select  D3 VIO IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.  CE = High (standby), I²C Interface is enabled and regulators are ready to be turned on. CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.  D5 WDTRSTB_IN Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.  D6 LPM Global Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  D7 I2C_SPI_SEL Set Selection Input. Latches at POR. I2C_SPI_SEL = Low: I²C I2C_SPI_SEL = Low: I²C I2C_SPI_SEL = High: SPI  D8 SYS System (Battery) Voltage Input. Bypass to AGND with a 1μF capacitor.  E1 SDA/MOSI I²C Data I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in Off state.  Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	C2	SNS1N	Phase1 Differential Negative Remote Sense Input			
C5   SNS2P   Phase 2 Differential Positive Remote Sense Input	C3	ĪRQ				
C6 EN Global Enable Input (Active-High, Logically ORed with GLB_EN Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  C7 SNS2N Phase 2 Differential Negative Remote Sense Input  D1 SCL I <sup>2</sup> C Clock Input. High impedance in off state. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required.  D2 SCS Active-Low SPI Chip Select  D3 VIO IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.  C8 Active-High Chip Enable Input.  C9 CE High (standby), I <sup>2</sup> C interface is enabled and regulators are ready to be turned on. C8 E Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.  D5 WDTRSTB_IN Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.  C9 Global Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  C9 Serial Interface Selection Input. Latches at POR.  12 C_SPI_SEL   Serial Interface Selection Input. Latches at POR.  12 C_SPI_SEL = Low: I <sup>2</sup> C  12 C_DATA I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E1 SDAMOSI SPI Data Output. High impedance in off state.  E3 GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	C4	SNS1P	Phase 1 Differential Positive Remote Sense Input			
Internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.   C7	C5	SNS2P	Phase 2 Differential Positive Remote Sense Input			
D1 SCL I <sup>2</sup> C Clock Input. High impedance in off state. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required.  D2 SCS Active-Low SPI Chip Select  D3 VIO IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.  Active-High (Standby), I <sup>2</sup> C interface is enabled and regulators are ready to be turned on. CE = High (standby), I <sup>2</sup> C interface is enabled and regulators are ready to be turned on. CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.  D5 WDTRSTB_IN Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.  Global Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  Serial Interface Selection Input. Latches at POR. I2C_SPI_SEL = Low: I <sup>2</sup> C I2C_SPI_SEL = High: SPI  D8 SYS System (Battery) Voltage Input. Bypass to AGND with a 1μF capacitor.  E1 SDA/MOSI I <sup>2</sup> C Data I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in off state.  E3 GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	C6	EN				
Post	C7	SNS2N	Phase 2 Differential Negative Remote Sense Input			
D3 VIO IO Supply Voltage Input. Bypass to DGND with a 0.1μF capacitor.  Active-High Chip Enable Input. CE = High (standby), I²C interface is enabled and regulators are ready to be turned on. CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.  D5 WDTRSTB_IN Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.  Global Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  Serial Interface Selection Input. Latches at POR. I2C_SPI_SEL Set = Low: I²C I2C_SPI_SEL = High: SPI  D8 SYS System (Battery) Voltage Input. Bypass to AGND with a 1μF capacitor.  E1 SDA/MOSI I²C Data I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in off state.  Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	D1	SCL	, , , , , , , , , , , , , , , , , , , ,			
Active-High Chip Enable Input.  CE = High (standby), I <sup>2</sup> C interface is enabled and regulators are ready to be turned on.  CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.  D5 WDTRSTB_IN Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.  Global Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  D7 I2C_SPI_SEL Serial Interface Selection Input. Latches at POR.  I2C_SPI_SEL = Low: I <sup>2</sup> C I2C_SPI_SEL = High: SPI  D8 SYS System (Battery) Voltage Input. Bypass to AGND with a 1μF capacitor.  E1 SDA/MOSI I <sup>2</sup> C Data I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in off state.  E3 GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	D2	SCS	Active-Low SPI Chip Select			
CE = High (standby), I <sup>2</sup> C interface is enabled and regulators are ready to be turned on. CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their POR default values.  D5 WDTRSTB_IN Active-Low Watchdog Timer Reset Input. An 800kΩ internal pullup resistance to VIO. If this pin is not used, leave it unconnected.  D6 LPM Global Low Power Mode Input (Active-High, Logically ORed with GLB_LPM Function of GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  D7 I2C_SPI_SEL Serial Interface Selection Input. Latches at POR. I2C_SPI_SEL = Low: I <sup>2</sup> C I2C_SPI_SEL = High: SPI  D8 SYS System (Battery) Voltage Input. Bypass to AGND with a 1μF capacitor.  E1 SDA/MOSI I <sup>2</sup> C Data I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in off state.  E3 GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	D3	VIO	IO Supply Voltage Input. Bypass to DGND with a 0.1µF capacitor.			
D5   WDTRSTB_IN   pin is not used, leave it unconnected.	D4	CE	CE = High (standby), I <sup>2</sup> C interface is enabled and regulators are ready to be turned on. CE = Low (shutdown), all regulators are turned off and all Type-O registers are reset to their			
D6 LPM GPIs). An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.  D7 I2C_SPI_SEL Serial Interface Selection Input. Latches at POR. I2C_SPI_SEL = Low: I2C I2C_SPI_SEL = Low: I2C I2C_SPI_SEL = High: SPI  D8 SYS System (Battery) Voltage Input. Bypass to AGND with a 1μF capacitor.  E1 SDA/MOSI I2C Data I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in off state.  GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	D5	WDTRSTB_IN				
D7	D6	LPM	GPIs). An $800k\Omega$ internal pulldown resistance to DGND. If this pin is not used, leave it			
E1 SDA/MOSI I <sup>2</sup> C Data I/O. High Impedance in Off State. A 1.5kΩ~2.2kΩ of pullup resistor to VIO is required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in off state.  E3 GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	D7	I2C_SPI_SEL	I2C_SPI_SEL = Low: I <sup>2</sup> C			
required. Configured as MOSI when SPI mode is selected.  E2 MISO SPI Data Output. High impedance in off state.  E3 GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	D8	SYS	System (Battery) Voltage Input. Bypass to AGND with a 1µF capacitor.			
E3 GPI0 Active-High, General-Purpose Input. An 800kΩ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.	E1	SDA/MOSI				
pin is not used, leave it unconnected.	E2	MISO	SPI Data Output. High impedance in off state.			
E4 DGND Digital Ground	E3	GPI0				
	E4	DGND	Digital Ground			

# **Bump Description (continued)**

BUMP	NAME	FUNCTION
E6	PH_CFG0	Phase Configuration Selection Input. Latches at POR.  PH_CFG2 = low, PH_CFG1 = low, PH_CFG0 = low: 4 phase  PH_CFG2 = low, PH_CFG1 = low, PH_CFG0 = high: 3 + 1 phase  PH_CFG2 = low, PH_CFG1 = high, PH_CFG0 = low: 2 + 2 phase  PH_CFG2 = low, PH_CFG1 = high, PH_CFG0 = high: 2 + 1 + 1 phase  PH_CFG2 = high, PH_CFG1 = X, PH_CFG0 = X: 1 + 1 + 1 + 1 phase
E7	PH_CFG2	Phase Configuration Selection Input. Latches at POR.  PH_CFG2 = low, PH_CFG1 = low, PH_CFG0 = low: 4 phase  PH_CFG2 = low, PH_CFG1 = low, PH_CFG0 = high: 3 + 1 phase  PH_CFG2 = low, PH_CFG1 = high, PH_CFG0 = low: 2 + 2 phase  PH_CFG2 = low PH_CFG1 = high, PH_CFG0 = high: 2 + 1 + 1 phase  PH_CFG2 = high, PH_CFG1 = X, PH_CFG0 = X: 1 + 1 + 1 + 1 phase
F2	SNS4N	Phase 4 Differential Negative Remote Sense Input
F3	GPI1	Active-High, General-Purpose Input. An $800k\Omega$ internal pulldown resistance to DGND. If this pin is not used, leave it unconnected.
F4	SNS4P	Phase 4 Differential Positive Remote Sense Input
F5	SNS3P	Phase 3 Differential Positive Remote Sense Input
F6	PH_CFG1	Phase Configuration Selection Input. Latches at POR.  PH_CFG2 = low, PH_CFG1 = low, PH_CFG0 = low: 4 phase  PH_CFG2 = low, PH_CFG1 = low, PH_CFG0 = high: 3 + 1 phase  PH_CFG2 = low, PH_CFG1 = high, PH_CFG0 = low: 2 + 2 phase  PH_CFG2 = low, PH_CFG1 = high, PH_CFG0 = high: 2 + 1 + 1 phase  PH_CFG2 = high, PH_CFG1 = X, PH_CFG0 = X: 1 + 1 + 1 + 1 phase
F7	SNS3N	Phase 3 Differential Negative Remote Sense Input
G1, G2, H1	PGND4	Phase 4 Power Ground
G3, H2, H3	LX4	Phase 4 Switch Node
G4, G5, H4, H5	IN34	Phase 3/4 Input. Bypass to PGND3/4 with a 10µF capacitor.
G6, H6, H7	LX3	Phase 3 Switch Node
G7, G8, H8	PGND3	Phase 3 Power Ground

#### **Detailed Description**

#### **Top-Level System Management**

#### **System Faults**

The MAX77812 monitors the system for the following faults:

- Undervoltage lockout
- VIO fault

#### **Undervoltage Lockout**

When the  $V_{SYS}$  voltage falls below  $V_{UVLO\_F}$  (2.15V typ) for more than 20µs, the MAX77812 immediately enters into a shutdown state and UVLO forces the MAX77812 to a dormant state until  $V_{SYS}$  voltage rises above the UVLO rising threshold (set to 2.5V by OTP option). Once the  $V_{SYS}$  voltage is higher than the UVLO rising threshold, the MAX77812 comes out of shutdown mode to be securely functional. The UVLO falling threshold is programmable through I²C, but it must be set lower than UVLO rising threshold to avoid unexpected behaviors.

#### **VIO Fault**

When the VIO supply falls below  $V_{TH\_VIO\_OK}$  (1.0V typ), the MAX77812 immediately goes into a shutdown state and stays in this mode until IO supply rises beyond  $V_{TH\_VIO\_OK}$  threshold.

#### **Thermal Protection**

The MAX77812 has a centralized thermal protection circuit which monitors temperature on the die. If the die temperature exceeds +165°C (TSHDN), the MAX77812 output is turned off immediately and all Type-O registers are reset to their POR default values. However, the MAX77812 should be able to communicate with the host processor through the serial interface as long as  $V_{\mbox{\scriptsize SYS}}$  and  $V_{\mbox{\scriptsize VIO}}$  supplies are within the operating range.

In case the die temperature drops by 15°C after the thermal protection occurs, the MAX77812 recovers to the normal state and the MAX77812 output can be turned on again.

In addition to +165°C threshold, there are two additional comparators which trip at +120°C and +140°C. Interrupts are generated in the event the die temperature reaches +120°C or +140°C.

#### Reset Conditions Power-On Reset (POR)

When a valid system supply voltage is applied to the device, the MAX77812 goes into Shutdown mode and

stay there until CE goes high. As the  $V_{SYS}$  voltage rises above POR threshold ( $\approx$  1.60V), the internal reference and the integrated supply are enabled and the MAX77812 starts loading the default register values from the OTPs.

#### **System Reset**

When  $V_{SYS}$  voltage drops below its POR threshold ( $\approx$  1.50V), all Type-S1 registers are reset to their POR default values.

#### **Off Reset**

Off reset occurs by any power-off or shutdown events. This condition resets all Type-O registers to their POR default values.

#### **Software Reset**

All Type-O registers can be reset by writing '1' to SW\_RST bit in REG\_RESET register. This bit clears to '0' upon reset.

#### Watchdog Timeout Reset (WDTRSTB\_IN)

In case the host processor fails to reset its watchdog timer for any system issues, WDTRSTB\_IN signal goes low for about 100ms. When the MAX77812 detects that WDTRSTB\_IN is low longer than its debounce timer (programmable by WDT\_DEB[2:0]), the output voltage setting registers of all phases (Mx\_VOUT[7:0]) resets to their POR default values and the output voltages return to their POR default values with given ramp-up/down slew rates.

#### Chip Enable (CE)

When  $V_{SYS}$  and  $V_{VIO}$  supplies are valid, a logic-high on CE pin puts the MAX77812 into standby mode (enabled). In standby mode, all user registers are accessible through I<sup>2</sup>C/SPI so that the host processor can overwrite the default output voltages of regulators and each regulator can be enabled by either I<sup>2</sup>C/SPI or GPI input if applicable.

When CE pin goes high, the MAX77812 turns on the internal bias circuitry which takes typically  $50\mu$ s to be settled. As soon as the bias is ready, all the regulators are allowed to be tuned on via I<sup>2</sup>C/SPI or EN pins. In case the regulators are enabled before the bias circuitry is ready, the regulators require longer time to startup.

When the CE pin is pulled low, the MAX77812 goes into shutdown mode (disabled) and turns off all the regulators regardless of EN pins. This event also resets all Type-O registers to their POR default values.

#### **Enable Control**

Each master phase of the MAX77812 can be enabled and disabled by a corresponding enable register bit (EN\_Mx), EN input and multifunction GPIs. The enable logic is an 'OR' logic of active enable logic signals. For example, the Master1 is enabled when EN\_M1 bit, GLB\_EN or M1\_EN logic signal is set to '1'. When all active signals are '0', then the corresponding master phase is turned off.

#### Startup and Shutdown Sequence

The MAX77812 supports programmable startup and shutdown delay times between the master phases. The startup and shutdown sequence is initiated by either EN pin or GLB\_EN function of GPIs. The startup and shutdown delay times between the master phases are programmable from 0ms to 62ms (32 steps).

The startup sequence is set by OTP bits as well as STUP\_DLYx registers and the Master 1 is always turned on as soon as a startup sequence is initiated, while the shutdown sequence is programmable by SHDN\_DLYx registers only and the delay times for all master phases are programmable.

If any master phase is turned on by EN\_Mx bit or Mx\_EN input before initialing startup or shutdown, global startup or shutdown sequence is transparent to the master phase already turned on.

Figure 1 shows a typical startup and shutdown sequence.

#### **Immediate Shutdown Events**

The following events initiate and immediate shutdown:

- V<sub>SYS</sub> < SYS UVLO falling threshold (V<sub>UVLO F</sub>)
- V<sub>VIO</sub> < VIO OK threshold (V<sub>TH</sub> VIO OK)
- Thermal Protection (T<sub>.I</sub> > 165°C)

The events in this category are associated with potentially hazardous system states. Powering down the host processor and resetting all Type-O registers help mitigate any issues that can occur due to these potentially hazardous conditions. Note that the MAX77812 is not allowed to be enabled until the junction temperature drops below +150°C in case thermal protection caused the immediate shutdown.

#### **Interrupt and Mask**

The  $\overline{\text{IRQ}}$  output is used to indicate to the host processor that the status on the MAX77812 has changed. The  $\overline{\text{IRQ}}$  output asserts (goes low) anytime an unmasked interrupt bit is triggered. The host processor reads the interrupt source register (ADDR 0x01) and the interrupt registers that are indicated by the interrupt source register to see the cause of interrupt event. Note that the interrupt register group is read by the host processor.

All the interrupt events are edge-triggered. Therefore, the same interrupt is not generated repeatedly even though the interrupt condition persists.

Each interrupt register can be read at a time and all interrupt bits are clear-on-read bits. The  $\overline{IRQ}$  output de-asserts (goes high) when all interrupt bits have been cleared. If an interrupt is captured during the read sequence,  $\overline{IRQ}$  output is held low. When  $\overline{IRQ}$  output is pulled low by an unmasked interrupt event,  $\overline{IRQ}$  output stays low until the interrupt bit is cleared by the reading operation of the host processor or the corresponding interrupt mask bit is set to '1' (masked).




Figure 1. Startup and Shutdown Sequence

Each interrupt can be masked (disabled) by setting the corresponding interrupt mask register bit. The MAX77812 offers two interrupt mask options by an OTP.

With the INT\_MASK\_OPT = 1 (default), an interrupt bit is not set for an interrupt event if the corresponding mask bit is set (masked). As the result, the  $\overline{IRQ}$  output stays high. When the mask bit is cleared, an active interrupt event at the time of clearing mask bit is captured, which results in pulling the  $\overline{IRQ}$  output low.

For the INT\_MASK\_OPT = 0 option, an interrupt bit is set for an interrupt event although the corresponding mask bit is set (masked). However, the mask bit gates assertion of the  $\overline{\mbox{IRQ}}$  output ( $\overline{\mbox{IRQ}}$  stays high). As soon as the mask bit is cleared for the active interrupt bit,  $\overline{\mbox{IRQ}}$  output goes low.

Interrupt mask bits are set to '1' by default and are reset to the default values at power-off events.

#### **Status**

In addition to interrupt bits, the MAX77812 has read-only STATUS bits. Those bits always represent the current status of the device. It is highly recommended that the host

processor read STATUS bits whenever the MAX77812 is initialized by the host processor. These STATUS bits do not directly affect the state of interrupt bits.

#### **Quad-Phase Buck Regulator**

In normal operation, the bias block requires  $35\mu A$  and buck regulator consumes only  $20\mu A$  quiescent current per phase.

#### **Phase Configurations**

The MAX77812 supports user-programmable phase configuration by PH\_CFG0, PH\_CFG1 and PH\_CFG2 input logic state. The input logic state is latched at the POR event.

All supported phase configurations are shown in <u>Table 1</u>. Based on the selected phase configuration, the phase selector generates the TON signals to each power stage with different phase interleaving schemes and the master phases are assigned as shown in Figure 2.

**Table 1. User-Programmable Phase Configurations** 

PH_CFG2	PH_CFG1	PH_CFG0	PHASE CONFIGURATION
Low	Low	Low	4-Phase (Master 1)
Low	Low	High	3-phase (Master 1) + 1-phase (Master 4)
Low	High	Low	2-phase (Master 1) + 2-phase (Master 3)
Low	High	High	2-phase (Master 1) + 1-phase (Master 3) + 1-phase (Master 4)
High	X	X	1-phase (Master 1) + 1-phase (Master 2) + 1-phase (Master 3) + 1-phase (Master 4)




Figure 2. Buck Phase Configuration

#### **SKIP/Forced PWM Operation**

In normal operating mode, buck automatically transitions from skip mode to fixed frequency operation as the load current increases. For operating modes where lowest output ripple is required, forced PWM switching behavior can be enabled by writing '1' to Mx FPWM bit.

#### **Low Power Mode**

Each master includes LPM (low power mode) operation to minimize the quiescent current when the host processor is in sleep state. In LPM, the ETR (enhanced transient response), ADT (adaptive dead-time control), and  $\overline{POK}$  comparator (POK = high) are disabled so that load transient response of the buck regulators are derated as the trade-off. The LPM of each master can be enabled independently by Mx LPM bits.

#### Startup and Soft-Start

When starting up buck regulator, the bias circuitry must be enabled and provided with adequate time to settle. The bias circuitry is guaranteed to settle within 250µs, at which time, the buck regulators power-up sequence can commence. Note that attempting to implement a power-up sequence before the BIASOK signal is generated results in all enabled regulators starting up at the same time.

The buck regulator supports starting into a prebiased output. For example, if the output capacitor has an initial voltage of 0.4V when the regulator is enabled, the regulator gracefully increases the capacitor voltage to the required target voltage such as 1.0V. This is unlike other regulators without the start into prebias feature where they can force the output capacitor voltage to 0V before the soft-start ramp begins.

The buck regulator supports programmable soft-start rate from  $1.25 \text{mV/}\mu\text{s}$  to  $60 \text{mV/}\mu\text{s}$ . The controlled soft-start rate and buck regulator current limit (ILIM\_PEAK) limit the input inrush current to the output capacitor (IINRUSH). IINRUSH = min (ILIM\_PEAK & COUT x dv/dt). Note that the input current of the BUCK regulator is lower than the inrush current to the output capacitor by the ratio of output to input voltage.

#### **Output Voltage Setting**

The output voltage is programmable from 0.25V to 1.525V in 5mV steps to allow fine adjustment to the processor supply voltage under light load conditions to minimize power loss within the processor. Each master phase have three output voltage control registers. Mx\_VOUT[7:0] register is for normal operation and Mx\_VOUT\_D[7:0] and Mx\_VOUT\_S[7:0] are used for voltage selection function by GPIx. See the \*Multifunction GPIs\* section. The

default output voltages are set by an OTP option at the factory. The default output voltages can be overwritten by changing the contents in Mx\_VOUT[7:0] register prior to enabling the regulator.

#### **Changing Output Voltage During Operation**

In a typical smartphone or tablet application, there are several power domains in which the operating frequency of the processor is increased or decreased (DVFS). When the operating frequency needs to be changed, it is expected that the buck regulator responds to a command to change the output voltages to new target values quickly. The high peak current limit, coupled with low inductance and small output capacitance, allows the buck regulator to respond to a positive step change in output voltage and settle to the new target value quickly. The buck regulator provides programmable ramp-up slew rates to accommodate different requirements.

For a negative step change in output voltage, the settling time is not critical. In forced PWM mode (either Mx\_FPWM bit or Mx\_FSREN bit is enabled), the negative inductor current through NMOS discharges energy from the output capacitor, which helps the output voltage to decrease to the new target value faster. In skip mode, the negative inductor current is not allowed so that the output voltage settling time is dependent on the load current and the output capacitance.

#### **Output Voltage Slew Rate Control**

The buck regulator supports programmable slew rate control feature when increasing and decreasing the output voltage. The ramp-up slew rate can be set to 1.25mV/ $\mu$ s, 2.5mV/ $\mu$ s, 5mV/ $\mu$ s, 10mV/ $\mu$ s, 20mV/ $\mu$ s 40mV/ $\mu$ s or 60mV/ $\mu$ s independently via B\_RU\_SR[2:0] bits, while the ramp-down slew rate is programmable to 1.25mV/ $\mu$ s, 2.5mV/ $\mu$ s, 5mV/ $\mu$ s, 10mV/ $\mu$ s, 20mV/ $\mu$ s 40mV/ $\mu$ s or 60mV/ $\mu$ s through B RD SR[2:0].

#### **Remote Output Voltage Sensing**

All phases support differential remote output voltage sensing feature for improving point of load regulation. Differential feedback (SNSxP and SNSxN) enables voltage sensing directly at the point of load, ensuring best voltage regulation at the load, regardless of power plane impedances.

#### **Output Active Discharge**

BUCK provides an internal  $100\Omega$  resistor for output active discharge function. If the active discharge function is enabled (Mx\_AD = 1), the internal resistor discharges the energy stored in the output capacitor to PGNDx whenever the regulator is disabled.

Either the regulator remains enabled or the active discharge function is disabled ( $Mx\_AD = 0$ ), the internal resistor is disconnected from the output. If the active discharge function is disabled, the output voltage decays at a rate that is determined by the output capacitance and the load current when the regulator is turned off.

#### **Inductor Selection**

The buck regulator is optimized for 110nH to 470nH inductors. The lower the inductor DCR, the higher the buck efficiency is. Users need to trade off inductor size with DCR value and choose a suitable inductor for the buck.

#### Input and Output Capacitor Selection

The input capacitor,  $C_{IN}$ , reduces the current peaks drawn from the battery or input power source and reduces switching noise in the device. The impedance of  $C_{IN}$  at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their small size, low ESR, and small temperature coefficients. For most applications a  $10\mu F$  capacitor is sufficient.

The output capacitor,  $C_{OUT}$ , is required to keep the output voltage ripple small and to ensure regulation loop stability.  $C_{OUT}$  must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the output capacitance can be very low. The recommended minimum output capacitance per phase is  $22\mu F$ .

#### **PCB Trace Resistance**

The evaluation kit (and the typical PCB on which the MAX77812 is expected to be designed in) utilize 1/3oz. Cu, which is plated up to 0.5oz. 0.5oz. Cu has a typical resistance of  $1m\Omega$  per square.

#### **Multifunction GPIs**

#### **General Description**

The MAX77812 has two general purpose inputs (GPI0 and GPI1) that can be configured as the enable of regulators, the output voltage selection, the low power mode control and no function. The function of these two inputs is programmable through I<sup>2</sup>C/SPI (GPI\_FUNC register) on the fly.

**Table 2. Suggested Inductors** 

MFGR.	SERIES	NOMINAL INDUCTANCE (nH)	TYPICAL DC RESISTANCE (mΩ)	CURRENT RATING (A) -30% (∆L/L)	CURRENT RATING [A] ∆T = +40°C RISE	DIMENSIONS L x W x H (mm)
Cyntec	HMLE20161B-R22MDR	220	13	5.8	5.3	2.0 x 1.6 x 1.2
TOKO	DFE201610-E-R24N	240	16	7.0	5.5	2.0 x 1.6 x 1.0

#### **Table 3. Suggested Capacitors**

MFGR.	SERIES	NOMINAL INDUCTANCE (µF)	RATED VOLTAGE (V)	TEMPERATURE CHARACTERISTICS	CASE SIZE (inch)	DIMENSIONS L x W x H (mm)
Murata	GRM188R60J106ME84	10 ±20%	6.3	X5R	0603	1.6 x 0.8 x 0.8
Murata	GRM188R60J226MEA0	22 ±20%	6.3	X5R	0603	1.6 x 0.8 x 0.8

**Table 4. Multifunction GPI Configurations** 

GPIx_FUNC[3:0]	FUNCTION	REMARK
0000b	GLB_EN	Global Enable (Master 1 through Master 4)
0001b	M1_EN	Master 1 Enable
0010b	M2_EN	Master 2 Enable
0011b	M3_EN	Master 3 Enable
0100b	M4_EN	Master 4 Enable
0101b	GLB_VSEL	Global Voltage Selection (Master 1 through Master 4)
0110b	M1_VSEL	Master 1 Voltage Selection
0111b	M2_VSEL	Master 2 Voltage Selection
1000b	M3_VSEL	Master 3 Voltage Selection
1001b	M4_VSEL	Master 4 Voltage Selection
1010b	GLB_LPM	Global Low Power Mode Select (Master 1 through Master 4)
1011b	M1_LPM	Master 1 Low Power Mode Enable
1100b	M2_LPM	Master 2 Low Power Mode Enable
1101b	M3_LPM	Master 3 Low Power Mode Enable
1110b	M4_LPM	Master 4 Low Power Mode Enable
1111b	No function	_

#### **Enable Control**

When the GPIx are configured as output enable pins, the enable logic of a specific regulator is an 'OR' logic of the GPIx and the corresponding enable register bit (Mx\_EN). For example, if GPI0\_FUNC[3:0] = 0001b, the BUCK Master1 enable is controlled by GPI0 and M1 EN bit.

In case the two GPIs are configured as the same enable function (i.e., GPI0\_FUNC[3:0] = GPI1\_FUNC[3:0] = 0010b), those inputs are ORed with M2\_EN bit. GLB\_EN function (GPI0\_FUNC[3:0] = 0000b) allows the host processor to enable all the masters in sequence based on STUP\_DLYx registers. Note that M1 thru M4 are defined by PH\_CFG0, PH\_CFG1 and PH\_CFG2 inputs.

#### **Voltage Selection**

The buck has two additional output voltage control registers (Mx\_VOUT\_D[7:0] and Mx\_VOUT\_S[7:0]) besides one (Mx\_VOUT[7:0]) for normal operation. Those two additional registers are for storing the default output voltage and the system sleep mode output voltage for a specific host processor.

When GPIx are configured as voltage selection pins, the output voltage of a specific regulator is set by Mx\_VOUT\_D[7:0] and Mx\_VOUT\_S[7:0] registers based on the input logic. For example, if GPI0\_FUNC[3:0] = 0101b, the output voltages of all the masters are set by Mx\_VOUT\_D[7:0] and Mx\_VOUT\_S[7:0] when GPI0 = high and GPI0 = low, respectively. In case the two GPIs are configured as the same voltage selection function, those inputs are ORed. During the output voltage transition, the ramp-up/down slew rate is controlled by B\_RU\_SR[2:0] and B\_RD\_SR[2:0]. Note that M1 thru M4 are defined by PH\_CFG0, PH\_CFG1 and PH\_CFG2 inputs.

#### **Low Power Mode**

When GPIx are configured as low power mode enable pins, the low power mode enable logic of a specific regulator is an 'OR' logic of GPIx and the corresponding enable register bit (Mx\_LPM). For example, if GPI0\_FUNC[3:0] = 1011b, the buck Master 1 low power mode enable is controlled by GPI0 and M1\_LPM bit.

In case the two GPIs are configured as the same enable function (i.e., GPI0\_FUNC[3:0] = GPI0\_FUNC[3:0] = 1100b), those inputs are ORed with M2\_LPM bit. GLB\_LPM function (GPI0\_FUNC[3:0] = 1010b) allows the host processor to enable low power mode of all the masters at the same time. Note that M1 thru M4 are defined by PH\_CFG0, PH\_CFG1, and PH\_CFG2 inputs.

#### I<sup>2</sup>C Serial Interface General Description

The I<sup>2</sup>C-compatible 2-wire serial interface is used for regulator on/off control, setting output voltages, and other functions. See the *Register Map* section for details.

The I<sup>2</sup>C serial bus consists of a bidirectional serial-data line (SDA) and a serial clock (SCL). I<sup>2</sup>C is an open-drain bus. SDA and SCL require pullup resistors ( $500\Omega$  or greater). Optional 24 $\Omega$  resistors in series with SDA and SCL help to protect the device inputs from high voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus lines.

#### **System Configuration**

The I<sup>2</sup>C bus is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

Figure 3 shows an example of a typical I<sup>2</sup>C system. A device on I<sup>2</sup>C bus that sends data to the bus in called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. When the MAX77812 I<sup>2</sup>C-compatible interface is operating, it is a slave on I<sup>2</sup>C bus and it can be both a transmitter and a receiver.

#### **Bit Transfer**

One data bit is transferred for each SCL clock cycle. The data on SDA must remain stable during the high portion of SCL clock pulse. Changes in SDA while SCL is high are control signals (START and STOP conditions).




Figure 3. Functional Logic Diagram for Communications Controller




Figure 4. I<sup>2</sup>C Bit Transfer

#### **START and STOP Conditions**

When I<sup>2</sup>C serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high.

A START condition from the master signals the beginning of a transmission to the MAX77812. The master terminates transmission by issuing a NOT ACKNOWLEDGE followed by a STOP condition.

A STOP condition frees the bus. To issue a series of commands to the slave, the master can issue REPEATED START (Sr) commands instead of a STOP command in order to maintain control of the bus. In general, a REPEATED START command is functionally equivalent to a regular START command.

When a STOP condition or incorrect address is detected, the MAX77812 internally disconnects SCL from I<sup>2</sup>C serial interface until the next START condition, minimizing digital noise and feedthrough.

#### **Acknowledge**

Both the I<sup>2</sup>C bus master and the MAX77812 (slave) generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an ACKNOWLEDGE (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. To generate a NOT ACKNOWLEDGE (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

#### **Slave Address**

The I $^2$ C slave address of the MAX77812 is set by buck phase configuration as shown in <u>Table 5</u>.




Figure 5. I<sup>2</sup>C Start Stop

#### Table 5. I<sup>2</sup>C Slave Address

#### OTP = 0 (Default)

PH_CFG2	PH_CFG1	PH_CFG0	SLAVE ADDRESS (7-BIT)	SLAVE ADDRESS (WRITE)	SLAVE ADDRESS (READ)
Low	Low	Low	011 0000	0x60 (0110 0000)	0x61 (0110 0001)
Low	Low	High	011 0001	0x62 (0110 0010)	0x63 (0110 0011)
Low	High	Low	011 0010	0x64 (0110 0100)	0x65 (0110 0101)
Low	High	High	011 0011	0x66 (0110 0110)	0x67 (0110 0111)
High	X	X	011 0100	0x68 (0110 1000)	0x69 (0110 1001)

# Table 5. I<sup>2</sup>C Slave Address (continued)

#### OTP = 1

PH_CFG2	PH_CFG1	PH_CFG0	SLAVE ADDRESS (7-BIT)	SLAVE ADDRESS (WRITE)	SLAVE ADDRESS (READ)
Low	Low	Low	011 1000	0x70 (0111 0000)	0x71 (0111 0001)
Low	Low	High	011 1001	0x72 (0111 0010)	0x73 (0111 0011)
Low	High	Low	011 1010	0x74 (0111 0100)	0x75 (0111 0101)
Low	High	High	011 1011	0x76 (0111 0110)	0x77 (0111 0111)
High	Х	Х	011 1100	0x78 (0111 1000)	0x79 (0111 1001)




Figure 6. Slave Address Byte Example

#### **Clock Stretching**

In general, the clock signal generation for I<sup>2</sup>C bus is the responsibility of the master device. I<sup>2</sup>C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The MAX77812 does not use any form of clock stretching to hold down the clock line.

#### **General Call Address**

The MAX77812 does not implement the  $I^2C$  specification general call address. If the MAX77812 sees general call address (00000000b), it does not issue an ACKNOWLEDGE (A).

#### **Communication Speed**

The MAX77812 provides an  $I^2C$  3.0-compatible (3.4MHz) serial interface.

- I<sup>2</sup>C Revision 3 Compatible Serial Communications Channel
  - 0Hz to 100kHz (Standard Mode)
  - 0Hz to 400kHz (Fast Mode)
  - 0Hz to 1MHz (Fast Mode Plus)
  - 0Hz to 3.4MHz (High-speed Mode)
- Does not utilize I<sup>2</sup>C Clock Stretching

Operating in standard mode, fast mode and fast mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pullup resistors. Higher time constants created by the bus capacitance and pull-up resistance (C x R) slow the bus operation. Therefore, when increasing bus speeds the pullup resistance must be decreased to maintain a reasonable time constant. See the \*\*Pullup Resistor Sizing\*\* section of I²C revision 3.0 specification for detailed guidance on the pull-up resistor selection. In general, for bus capacitance of 200pF, a 100kHz bus needs  $5.6k\Omega$  pull-up resistors, a 400kHz bus needs about a  $1.5k\Omega$  pullup resistors, and a 1MHz bus needs  $680\Omega$  pullup resistors. Note that the pullup resistor is dissipating power when the open-drain bus is low. The lower the value of the pullup resistor, the higher the power dissipation (V²/R).

Operating in high-speed mode requires some special considerations. For the full list of considerations, see I<sup>2</sup>C 3.0 specification. The major considerations with respect to the MAX77812 are:

- I2C bus master use current source pullups to shorten the signal rise times.
- I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus speed.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each STOP condition, the MAX77812 inputs filters are set for standard mode, fast mode, or fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in \*\*Protocols\*\* section.

#### **Communication Protocols**

The MAX77812 supports both writing and reading from its registers. The table below shows I<sup>2</sup>C communication protocols that each functional block. The power block uses the same communications protocols.

#### Writing to a Single Register

<u>Figure 7</u> shows the protocol for I<sup>2</sup>C master device to write one byte of data to the MAX77812. This protocol is the same as SMBus specification's write byte protocol.

The write byte protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.

- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave acknowledges the data byte. At the rising edge of SCL, the data byte is loaded into its target register and the data becomes active.
- 8) The master sends a STOP condition (P) or a RE-PEATED START condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.




Figure 7. Writing to a Single Register with Write Byte Protocol

#### **Writing to Sequential Registers**

<u>Figure 8</u> shows the protocol for writing to a sequential registers. This protocol is similar to the write byte protocol, except the master continues to write after it receives the first byte of data. When the master is done writing it issues a STOP or REPEATED START

The writing to sequential registers protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.

- 6) The master sends a data byte.
- 7) The slave acknowledges the data byte. At the rising edge of SCL, the data byte is loaded into its target register and the data becomes active.
- 8) Steps 6 to 7 are repeated as many times as the master requires.
- During the last acknowledge related clock pulse, the master issues an ACKNOWLEDGE (A).
- 10) The master sends a STOP condition (P) or a RE-PEATED START condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.




Figure 8. Writing to Sequential Registers "X" to "N"

#### Writing Multiple Bytes using Register-Data Pairs

<u>Figure 9</u> shows the protocol for I<sup>2</sup>C master device to write multiple bytes to the MAX77812 using register-data pairs. This protocol allows I<sup>2</sup>C master device to address the slave only once and then send data to multiple registers in a random order. Registers may be written continuously until the master issues a STOP condition.

The "Multiple Byte Register-Data Pair" protocol is as follows:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA LOW.

- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave acknowledges the data byte. At the rising edge of SCL, the data byte is loaded into its target register and the data will become active.
- 8) Steps 4 to 7 are repeated as many times as the master requires.
- 9) The master sends a STOP condition. During the rising edge of the stop related SDA edge, the data byte that was previously written is loaded into the target register and becomes active.




Figure 9. Writing to Multiple Registers with Multiple Byte Register Data Pairs Protocol

#### MAX77812

### Quad-Phase, 20A Max, Configurable Buck Regulator

#### Reading from a Single Register

I<sup>2</sup>C master device reads one byte of data to the MAX77812. This protocol is the same as SMBus specification's read byte protocol.

The read byte protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a REPEATED START command (Sr).
- 7) The master sends the 7-bit slave address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 9) The addressed slave places 8-bits of data on the bus from the location specified by the register pointer.
- 10) The master issues a NOT ACKNOWLEDGE (nA).
- 11) The master sends a STOP condition (P) or a RE-PEATED START condition (Sr). Issuing a P ensures that the bus. input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.

Note that every time the MAX77812 receives a STOP, its register pointer is set to 0x00. If reading register 0x00 after a STOP has been issued, steps 1 to 6 in the above algorithm can be skipped.

#### **Reading from Sequential Registers**

<u>Figure 10</u> shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an ACKNOWLEDGE (A) to sig-

nal the slave that it wants more data. When the master has all the data it requires, it issues a NOT ACKNOWLEDGE (nA) and a STOP (P) to end the transmission.

The continuous read from sequential registers protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a REPEATED START command (Sr).
- 7) The master sends the 7-bit slave address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8) The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA low.
- 9) The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
- 10) The master issues an ACKNOWLEDGE (A) signaling the slave that it wishes to receive more data.
- 11) Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a NOT ACKNOWLEDGE (nA) to signal that it wishes to stop receiving data.
- 12) The master sends a STOP condition (P) or a RE-PEATED START condition (Sr). Issuing a STOP (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START (Sr) leaves the bus input filters in their current state.

Note that every time the MAX77812 receives a STOP its register pointer is set to 0x00. If reading register 0x00 after a STOP has been issued, steps 1 to 6 in the above algorithm can be skipped.

# Quad-Phase, 20A Max, Configurable Buck Regulator

#### **Engaging HS Mode for Operation Up to 3.4MHz**

<u>Figure 11</u> shows the protocol for engaging HS mode operation. HS mode operation allows for a bus operating speed up to 3.4MHz.

The engaging HS mode protocol is as follows:

- Begin the protocol while operating at a bus speed of 1MHz or lower.
- 2) The master sends a START command (S).
- The master sends the 8-bit master code of 00001xxxb where xxxb are don't care bits.
- The addressed slave issues a NOT ACKNOWL-EDGE (nA).
- 5) The master can now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master can continue to issue high-speed read/write operations until a STOP (P) is issued. Issuing a STOP (P) ensures that the bus input filters are set for 1MHz or slower operation.

The MAX77812 I<sup>2</sup>C supports the HS mode extension feature. The HS extension feature keeps the high-speed operation even after STOP condition. This eliminates the needs of HS master code issued by the I<sup>2</sup>C master controller when the I<sup>2</sup>C master controller wants to stay in HS mode for multiple read/write cycles.

As shown in the following state diagram, the HS extension mode can be enabled by setting HS\_EXT bit in I<sup>2</sup>C\_CFG register (ADDR 0x15) from LS mode only (entering HS extension mode from HS mode is not supported).

#### **SPI Slave Controller**

The serial interface includes a SPI slave controller and the selection between I<sup>2</sup>C and SPI slave controller is done by I<sup>2</sup>C\_SPI\_SEL input pin. The SPI slave controller requires a reset every time before the SPI master controller starts a new frame. This can be done by setting SCS (SPI chip select, active low) input high for more than 50ns. When SCS is held high, the MISO output is in a high-impedance state.




Figure 10. Reading Continuously from Sequential Registers "X" to "N"




Figure 11. Engaging HS Mode

#### **Features**

The SPI slave controller has following features:

- Slave Only
- Single Read/Write Support
- Multiple Read/Write Support
- Up to 30MHz (26MHz typ)

#### **General Description**

The SPI slave controller works with CKPOL = 0, CKPHA = 0 setting in the SPI master controller. In other words, idle state of SCL is low and the SPI controller samples data in the rising edge of SCL. Besides single read/write cycle, the SPI salve controller also supports multiple read/write cycles.

<u>Figure 13</u>, <u>Figure 14</u>, and <u>Figure 15</u> show single and multiple read/write frame structures.




Figure 12. I<sup>2</sup>C Operating Mode State Diagram




Figure 13. SPI Timing Diagram




Figure 14. SPI Single Read/Write Frame Structure




Figure 15. SPI Multiple Read/Write Frame Structure

#### **Frame Structure**

#### Read/Write Bit (R/W)

The first bit indicates either read (0) or write (1) frame.

#### Single/Multiple Bit (S/M)

The second bit determines either single read/write frame (0) or multiple read/write frame (1).

#### Reserved Bits (RESERVED[3:0])

There are 4 reserved bits followed by read/write and single/multiple bits. The MAX77812 SPI slave controller ignores those bits.

#### Address Bits (ADDR[9:0])

The SPI master controller loads 10 address bits on MOSI, however, the MAX77812 has only 8-bit address bus so that the SPI slave controller ignores attempt to access to overflowed addresses (beyond 0xFF).

#### Packet Length Bits (PACKET\_LENGTH[7:0])

The length of single read/write frame is organized as 32-bit (packet length bits are ignored).

For multiple read/write frame, PACKET\_LENGTH[7:0] bits determine the number of data bytes. The total length of the multiple read/write frame is '32 + 8 x n' bits, where 'n' is the packet length.

#### Data Bits (RDATA[7:0]/WDATA[7:0])

The SPI slave controller has 8-bit data bus. While the slave controller is loading data onto MISO, it ignores the data on MOSI. When MISO is inactive, it is held low by the SPI slave controller.

#### **Multiple Write Cycles**

Figure 16 is the timing diagram of multiple write cycle. The first data (WDATA0[7:0]) is written at ADDR[9:0] if the address is valid. For the next data byte, the register address automatically increases by one. The total number of data bytes are determined by PACKET\_LENGTH[7:0] and the MAX77812 slave controller ignores the any data bytes beyond the total number of data bytes (PACKET\_LENGTH[7:0] + 1). While the SPI master controller is writing data onto MOSI, the SPI controller keeps MISO to a low state.

### Quad-Phase, 20A Max, Configurable Buck Regulator

#### **Multiple Read Cycles**

The timing diagram of multiple read cycle is shown below. The first data (RDATA0[7:0]) is read at ADDR[9:0] if the address is valid. For the next data byte, the register address automatically increases by one. The total number of data bytes are determined by PACKET\_LENGTH[7:0] and the MAX77812 slave controller stops loading data beyond the total number of data bytes

(PACKET\_LENGTH[7:0] + 1). While the SPI master controller is writing data onto MOSI, the MAX77812 SPI controller keeps MISO to a low state. When the SPI slave controller loads the data on MISO, the data on MOSI are ignored (don't care) by the SPI slave controller.

In case the SPI master controller tries to read nonexisting registers, the MAX77812 SPI slave controller returns zero values (MISO = low).




Figure 16. SPI Multiple Write Cycle




Figure 17. SPI Multiple Read Cycle

# Quad-Phase, 20A Max, Configurable Buck Regulator

# PMIC Registers Register Reset Conditions

Type-S1: Registers are reset when V<sub>SYS</sub> < POR (≈1.50V)

# Register Map

																	DI	JC	ΚΓ	Ke	gu	llator
RESET VALUE	00×0	00×0	0x02	00x0	0x13	I	00×0	00×0	00×0	0x00	00×0	00×0	00×0	00×0	0x02	0x43	0x11	0x11	0x0F	0x82	0x00	
BIT0	SW_RST	TOPSYS_ INT	TOPSYS_ INT_M	TJCT_ 120C_INT	TJCT_ 120C_M	TJCT_ 120C	EN_M1												GP10_PD		HS_EXT	
BIT1	RESERVED	BUCK_INT	BUCK_INT_M	TJCT_ 140C_INT	TJCT_ 140C_M	TJCT_ 140C	EN_M1_ LPM	:o]	:0]	:0]	:0]	[0:	:0]	:0]	WDT_DEB[2:0]	INC[3:0]	:B[2:0]	DEB[2:0]	GP11_PD	UVLO_F[2:0]	PAIR	
BIT2	RESERVED	RESERVED	RESERVED	TSHDN	TSHDN_M	NGHST	EN_M2	M2_STUP_DLY[4:0]	STUP_DLY[4:0]	M4_STUP_DLY[4:0]	M1_SHDN_DLY[4:0]	M2_SHDN_DLY[4:0]	M3_SHDN_DLY[4:0]	SHDN_DLY[4:0]	8	GP10_FUNC[3:0]	EN_DEB[2:0]	GP10_D	EN_PD	1	RESERVED	
BIT3	RESERVED RESERVED RESERVED	RESERVED RESERVED	RESERVED RESERVED RESERVED	UVLO_INT	M_OVU	NALO	EN_M2_ LPM	M2	M3_	M4_	M1	M2	M3	M4_	RESERVED RESERVED				LPM_PD	RESERVED RESERVED	RESERVED RESERVED RESERVED RESERVED	
BIT4				WDTRSTB	WDTRSTB _M	RESERVED	EN_M3								RESERVED				RESERVED	RESERVED	RESERVED	
BIT5	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EN_M3_ LPM	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	FUNC[3:0]	EB[2:0]	EB[2:0]	RESERVED	RESERVED	RESERVED	
BIT6	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EN_M4	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GP11_FL	LPM_DEB[2:0]	GP11_DEB[2:0]	RESERVED	RESERVED	RESERVED	
BIT7	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	EN_M4_ LPM	DLY_STEP	RESERVED	RESERVED	RESERVED	RESERVED	R/W RESERVED	RESERVED	RESERVED				RESERVED	TSHDN_EN	RESERVED	
R/W	M/C	œ	R/W	R/C	R/W	æ	R/W	RW	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RW	R/W	R/W	R/W	
RESET	Type-O	Type-O	Type-O	Type-S1	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	Type-O	
REGISTER NAME	REG_RESET	INT_SRC	INT_SRC_M	TOPSYS_INT	TOPSYS_INT_M	TOPSYS_STAT	EN_CTRL	STUP_DLY1	STUP_DLY2	STUP_DLY3	SHDN_DLY1	SHDN_DLY2	SHDN_DLY3	SHDN_DLY4	WDTRSTB_DEB	GPI_FUNC	GPI_DEB1	GPI_DEB2	GPI_PD_CTRL	PROT_CFG	I2C_CFG	RESERVED
ADDR	00×00	0x01	0x02	0x03	0x04	0x05	90×0	0×07	0x08	60×0	0x0A	0x0B	0x0C	0x0D	0x0E	0x0F	0x10	0x11	0x12	0x13	0x15	0x16 - 0x1F

Type-O: Registers are reset when VSys < VUVLO\_F or VVIO < VTH\_VIO\_OK or CE = low or TOK = low or SW\_RST = 1.

# Register Map (continued)

RESERVED   RESERVED   M4_POKn   M3_POKn   M2_POKn   M1_NT		- 111											
RESERVED   RESERVED   M4_POKn   M3_POKn   M2_POKn   M1_NT   POKn_INT   POKn_INT   RESERVED   RESERVED   M4_POKn   M3_POKn   M2_POKn   M1_PONN   M1_VOUT[7:0]   M2_POKn   M2_POKn   M1_PONN   M1_VOUT[7:0]   M2_VOUT[7:0]   M3_VOUT[7:0]   M3_VOUT[8](7:0]   M4_VOUT[8](7:0]   M3_VOUT[8](7:0]   M3_V	REGISTER RESET R/W		<b>8</b>	>	BIT7	ВІТ6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	RESET VALUE
RESERVED   RESERVED   M4_POKn   M3_POKn   M2_POKn   M1_PONN   M1_PONN   M2_PONN   M2_PONN   M1_PONN   M1_PONN   M2_PONN   M2	BUCK_INT Type-S1 R/C		R/C		RESERVED	RESERVED	RESERVED	RESERVED	M4_POKn _INT	M3_POKn _INT	M2_POKn _INT	M1_ POKn_INT	00×0
RESERVED   RESERVED   M4_PONn   M3_PONn   M1_PONn   M1	BUCK_INT_M Type-O R/W	₩ W	₩ W		RESERVED	RESERVED	RESERVED	RESERVED	M4_POKn _M	M3_POKn _M	M2_POKn_M		0x0F
M1_VOUT[7:0]     M2_VOUT[7:0]     M3_VOUT[7:0]     M4_VOUT[7:0]     M1_VOUT D[7:0]     M2_VOUT D[7:0]     M2_VOUT D[7:0]     M3_VOUT D[7:0]     M4_VOUT D[7:0]     M4_VOUT D[7:0]     M4_VOUT D[7:0]     M4_VOUT S[7:0]     M2_VOUT S[7:0]     M3_VOUT S[7:0]     M4_VOUT S[7:0]	BUCK_STAT Type-O R	œ			RESERVED	RESERVED	RESERVED	RESERVED	M4_PONn	M3_PONn	M2_PONn	M1_PONn	1
M2_VOUT[7:0]     M3_VOUT[7:0]     M4_VOUT_0[7:0]     M4_VOUT_0[7:0]     M1_VOUT_0[7:0]     M2_VOUT_0[7:0]     M3_VOUT_0[7:0]     M4_VOUT_0[7:0]     M3_VOUT_0[7:0]     M4_VOUT_0[7:0]     M4_VOUT_0[7:0]	M1_VOUT Type-O R/W		RW	_				M1_VOU	T[7:0]				0x20
M3_VOUT[7:0]     M4_VOUT[7:0]     M1_VOUT D[7:0]     M2_VOUT D[7:0]     M3_VOUT D[7:0]     M4_VOUT D[7:0]     M4_VOUT D[7:0]     M4_VOUT D[7:0]     M4_VOUT S[7:0]     M4_VOUT S[7:0]	M2_VOUT Type-O R/W		RW					M2_VOU	T[7:0]				0x20
M4_VOUT[7:0]     M1_VOUT D17:0]     M2_VOUT D17:0]     M3_VOUT_D17:0]     M4_VOUT_D17:0]     M4_VOUT_D17:0]     M4_VOUT_S17:0]     M3_VOUT_S17:0]     M4_VOUT_S17:0]     M4_VOUT_S17:0	M3_VOUT Type-O R/W		R/W					M3_VOU	T[7:0]				0x20
M1_VOUT_D[7:0]   M2_VOUT_D[7:0]   M3_VOUT_D[7:0]   M4_VOUT_D[7:0]   M4_VOUT_D[7:0]   M4_VOUT_D[7:0]   M4_VOUT_S[7:0]   M4_V	M4_VOUT Type-O R/W		RW					M4_VOU	T[7:0]				0x46
M3_VOUT_D[7:0]   M3_VOUT_D[7:0]   M4_VOUT_D[7:0]   M4_VOUT_D[7:0]   M4_VOUT_S[7:0]   M4_V	M1_VOUT_D Type-O R/W	i	R.W					M1_VOUT	_D[7:0]				0x78
M4_VOUT_D[7:0]   M4_VOUT_D[7:0]   M4_VOUT_D[7:0]   M1_VOUT_S[7:0]   M2_VOUT_S[7:0]   M3_VOUT_S[7:0]   M4_VOUT_S[7:0]   M4_VOUT_S[7:0]   M4_VOUT_S[7:0]   M4_VOUT_S[7:0]   M2_FPWM   FSREN   M3_FPWM   FSREN   M3_FPWM   FSREN   M4_LILIM[2:0]   RESERVED   M4_FPWM   FSREN   M4_LILIM[2:0]   RESERVED   M4_FPWM   FSREN   M4_FPWM   FSREN   M4_LILIM[2:0]   RESERVED   M4_FPWM   FSREN   M4_LILIM[2:0]   RESERVED   B_RD_SR[2:0]   B_RD_	M2_VOUT_D Type-O R/W	-	RW					M2_VOUT	_D[7:0]				0x78
M4_VOUT_S[7:0]	M3_VOUT_D Type-0 R/W	1	R/W					M3_VOUT	[0:2]a				0x78
M1_VOUT_S[7:0]	M4_VOUT_D Type-O R/W		RW					M4_VOUT	_D[7:0]				0x78
M3_VOUT_S[7:0]	M1_VOUT_S Type-O R/W		R/≪					M1_VOUT	[0:2]S				0x1E
M3_LILIM[2:0]   RESERVED   M1_FPWM   M3_LILIM[2:0]   RESERVED   M3_FPWM   FSREN   M3_LIM[2:0]   RESERVED   M3_FPWM   FSREN   M3_LIM[2:0]   RESERVED   M3_FPWM   FSREN   M4_LIM[2:0]   RESERVED   M4_FPWM   FSREN   M4_LIM[2:0]   RESERVED   RESE	M2_VOUT_S Type-O R/W		RW					M2_VOUT	[0:2]S				0x1E
M4_VOUT_S[7:0]           M1_ILIM[2:0]         RESERVED         M1_FPWM         M1_FRWM           M2_ILIM[2:0]         RESERVED         M2_FPWM         M3_FRWM           M3_ILIM[2:0]         RESERVED         M4_FPWM         M4_FRWM           M4_ILIM[2:0]         RESERVED         M4_FPWM         M4_FRWM           B_SD_SR[2:0]         RESERVED         B_SS_SR[2:0]           B_AZX_         B_ISHARE_         B_BDBK_         B_NETR_           EN         RAN         B_NETR_         B_NETR_           EN         RAN         EN         EN	M3_VOUT_S Type-O R/W		RW					M3_VOUT	[0:2]S				0x1E
M1_ILIM[2:0]	M4_VOUT_S Type-O R/W		R/W					M4_VOUT	[0:2]S				0x1E
M2_ILIM[2:0]   RESERVED   M2_FPWM   M3_FSREN	M1_CGF Type-O R/W				M1_AD		M1_ILIM[2:0]		RESE	RVED	M1_FPWM	M1_ FSREN	0xD1
M3_ILIM[2:0]         RESERVED         M3_FPWM         M3_FSWM         M3_FSWM         M3_FSWM         M3_FSWM         M3_FSWM         M3_FSWM         M4_FSWEN         M4_FSWM         M4_FSWEN         M4_FSWEN <td>M2_CGF Type-O R/W</td> <td></td> <td>R/W</td> <td></td> <td>M2_AD</td> <td></td> <td>M2_ILIM[2:0]</td> <td></td> <td>RESE</td> <td>RVED</td> <td>M2_FPWM</td> <td>M2_ FSREN</td> <td>0xD1</td>	M2_CGF Type-O R/W		R/W		M2_AD		M2_ILIM[2:0]		RESE	RVED	M2_FPWM	M2_ FSREN	0xD1
RESERVED         M4_FPWM         M4_FSREN           B_SD_SR[2:0]         RESERVED         B_SS_SR[2:0]           B_AZX_         B_ISHARE_         B_ISHARE_         B_BDBK_         B_NETR_         B_NETR_           EN         RASX         B_ISHARE_         B_I	M3_CGF Type-O R/W				M3_AD		M3_ILIM[2:0]		RESE	RVED	M3_FPWM	M3_ FSREN	0xD1
B_SD_SR[2:0]         RESERVED         B_SS_SR[2:0]           B_RD_SR[2:0]         RESERVED         B_RU_SR[2:0]           B_AZX_         B_ISHARE_         B_BDBK_         B_NETR_         B_NETR_         B_NETR_           EN         RAN         EN         EN         EN         EN	M4_CGF Type-O R/W				M4_AD		M4_ILIM[2:0]		RESE	RVED	M4_FPWM	M4_ FSREN	0xD1
B_RD_SR[2:0]         RESERVED         B_RU_SR[2:0]           B_AZX_         B_ISHARE_         B_ISHARE_         B_BDBK_         B_NETR_         B_NETR_           EN         RAN         EN         EN         EN	GLB_CFG1 Type-0 R/W		R/W		RESERVED		3_SD_SR[2:0]		RESERVED		3_SS_SR[2:0]		0x24
B_AZX_ B_ISHARE_ B_ISHARE_ B_BDBK_ B_NETR_ B_NETR_ EN	GLB_CFG2 Type-O R/W				RESERVED		3_RD_SR[2:0]		RESERVED		3_RU_SR[2:0]		0x24
	GLB_CFG3 Type-O R/W			1 -	B_ILIM_ OFF	B_AZX_ EN	B_ISHARE_ RAN	B_ISHARE_ EN	B_BDBK_ EN	B_NETR_ MASK	B_PETR_ EN	B_NETR_ EN	0x5F
	RESERVED												

\*R/W: Read and write

R: Read only R/C: Read and clear W/C: Write and clear

#### **REG\_RESET** Register Reset Control Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x00
0x00	W/C		TIPE. O	RESET VALUE. 0X00
BIT	NAME	POR		DESCRIPTION
7:1	RESERVED	0000 000		
0	SW_RST	0	Type-O Register Re 1: Reset all Type-O This bit clears to '	registers to their POR default values.

#### **INT\_SRC** Interrupt Source Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x00	
0x01	R		TIPE: U	RESET VALUE: 0X00	
BIT	NAME	POR		DESCRIPTION	
7:2	RESERVED	000 00			
1	BUCK_INT	0	1: Interrupt event on BUCK is detected		
0	TOPSYS_INT	0	1: Interrupt event o	n TOPSYS is detected	

#### **INT\_SRC\_M** Interrupt Source Mask Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x02
0x02	R/W		TIPE. O	RESET VALUE. 0x02
BIT	NAME	POR		DESCRIPTION
7:4	RESERVED	000 00		
1	BUCK_INT_M	1	0: Enable BUCK_IN 1: Mask BUCK_INT	
0	TOPSYS_INT_M	0	0: Enable TOPSYS 1: Mask TOPSYS_I	

#### **TOPSYS\_INT TOPSYS Interrupt Register**

ADDRESS	MODE		TYPE: S1	RESET VALUE: 0x00	
0x03	R/C		TIPE. SI	RESET VALUE. 0X00	
BIT	NAME	POR		DESCRIPTION	
7:5	RESERVED	000			
4	WDTRSTB_INT	0	1: WDTRSTB interr	upt has triggered.	
3	UVLO_INT	0	1: UVLO interrupt has triggered.		
2	TSHDN_INT	0	1: TSHDN interrupt has triggered.		
1	TJCT_140C_INT	0	1: TJCT_140C inter	rupt has triggered.	
0	TJCT_120C_INT	0	1: TJCT_120C inter	rupt has triggered.	

#### TOPSYS\_INT\_M TOPSYS Interrupt Mask Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x13	
0x04	R/W		TIPE. O	RESET VALUE. 0X13	
BIT	NAME	POR		DESCRIPTION	
7:5	RESERVED	000			
4	WDTRSTB_M	1	0: Enable WDTRST	_	
3	UVLO_M	0	0: Enable UVLO_IN 1: Mask UVLO_INT		
2	TSHDN_M	0	0: Enable TSHDN_INT. 1: Mask TSHDN_INT.		
1	TJCT_140C_M	1	0: Enable TJCT_140C_INT. 1: Mask TJCT_120C_INT.		
0	TJCT_120C_M	1	0: Enable TJCT_12 1: Mask TJCT_120		

#### **TOPSYS\_STAT TOPSYS Status Register**

ADDRESS	MODE		TYPE: O	RESET VALUE: N/A	
0x05	R		TIPE. O	RESET VALUE. N/A	
BIT	NAME	POR		DESCRIPTION	
7:4	RESERVED	_			
3	UVLO	_	0: V <sub>SYS</sub> ≥ V <sub>UVLO_F</sub> 1: V <sub>SYS</sub> < V <sub>UVLO_F</sub>	=	
2	TSHDN	_	0: Junction Temperature (T <sub>JCT</sub> ) ≤ +165°C 1: Junction Temperature (T <sub>JCT</sub> ) > +165°C		
1	TJCT_140C	_	0: Junction Temperature (T <sub>JCT</sub> ) ≤ +140°C 1: Junction Temperature (T <sub>J</sub> CT) > +140°C		
0	TJCT_120C	_		ature (T <sub>JCT</sub> ) ≤ +120°C ature (T <sub>JCT</sub> ) > +120°C	

#### **EN\_CTRL** Regulator Enable Control Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x00	
0x06	R/W		TIPE: U	RESET VALUE. 0X00	
BIT	NAME	POR		DESCRIPTION	
7	EN_M4_LPM	0		laster 4 low power mode. aster 4 low power mode.	
6	EN_M4	0	0: Disable BUCK M 1: Enable BUCK M	laster 4 output. aster 4 output ('OR' logic with GPIx input).	
5	EN_M3_LPM	0		laster 3 low power mode. aster 3 low power mode.	
4	EN_M3	0	0: Disable BUCK M 1: Enable BUCK M	laster 3 output. aster 3 output ('OR' logic with GPIx input).	
3	EN_M2_LPM	0	0: Disable BUCK Master 2 low power mode. 1: Enable BUCK Master 2 low power mode.		
2	EN_M2	0	Disable BUCK Master 2 output.     Enable BUCK Master 2 output ('OR' logic with GPIx input).		
1	EN_M1_LPM	0		laster 1 low power mode. aster 1 low power mode.	
0	EN_M1	0	0: Disable BUCK M 1: Enable BUCK M	laster 1 output. aster 2 output ('OR' logic with GPIx input).	

#### STUP\_DLY1 Global Startup Delay Setting Register 1

ADDRESS	MODE		TYPE: O (OTP)	RESET VALUE: 0x00
0x07	R/W		TIPL. O (OIP)	RESET VALUE. 0X00
BIT	NAME	POR		DESCRIPTION
7	DLY_STEP	0	Delay Time Step Se 0: 1ms 1: 2ms	election
6:5	RESERVED	00		
4:0	M2_STUP_DLY[4:0]	0 0000	BUCK Master 2 Sta of EN Pin or GLB_E 0 0000b = 0ms 0 0001b = 1 x DLY_ 0 0010b = 2 x DLY_     	_STEP _STEP

#### STUP\_DLY2 Global Startup Delay Setting Register 2

ADDRESS	MODE		TVDE: O (OTD)	RESET VALUE: 0x00
0x08	R/W		TYPE: O (OTP)	RESET VALUE. 0X00
BIT	NAME	POR		DESCRIPTION
7:5	RESERVED	00		
4:0	M3_STUP_DLY[4:0]	0 0000	BUCK Master3 Sta EN Pin or GLB_EN 0 0000b = 0ms 0 0001b = 1 x DLY 0 0010b = 2 x DLY	_STEP _STEP

#### **STUP\_DLY3 Global Startup Delay Setting Register 3**

ADDRESS	MODE			
0x09	R/W		TYPE: O (OTP)	RESET VALUE: 0x00
BIT	NAME	POR		DESCRIPTION
7:5	RESERVED	00		
4:0	M4_STUP_DLY[4:0]	0 0000	BUCK Master4 Sta EN Pin or GLB_EN 0 0000b = 0ms 0 0001b = 1 x DLY 0 0010b = 2 x DLY	_STEP _STEP

#### SHDN\_DLY1 Global Shutdown Delay Setting Register 1

		•	3 3	
ADDRESS 0x0A	MODE R/W		TYPE: O	RESET VALUE: 0x00
BIT	NAME	POR		DESCRIPTION
7:5	RESERVED	00		
4:0	M1_SHDN_DLY[4:0]	0 0000	BUCK Master 1 Sh Edge of EN Pin or 0 0 0000b = 0ms 0 0001b = 1 x DLY 0 0010b = 2 x DLY  1 1110b = 30 x DLY 1 1111b = 31 x DLY	_STEP

#### SHDN\_DLY2 Global Shutdown Delay Setting Register 2

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x00
0x0B	R/W		TIPE. O	RESET VALUE. 0X00
BIT	NAME	POR		DESCRIPTION
7:5	RESERVED	00		
4:0	M2_SHDN_DLY[4:0]	0 0000	BUCK Master 2 Sh Edge of EN Pin or 0 0 0000b = 0ms 0 0001b = 1 x DLY_0 0 0010b = 2 x DLY 	_STEP _STEP

#### SHDN\_DLY3 Global Shutdown Delay Setting Register 3

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x00
0x0C	R/W		TIPE. O	RESET VALUE. 0X00
BIT	NAME	POR		DESCRIPTION
7:5	RESERVED	00		
4:0	M3_SHDN_DLY[4:0]	0 0000	BUCK Master 3 Sh Edge of EN Pin or 0 0 0000b = 0ms 0 0001b = 1 x DLY_0 0 0010b = 2 x DLY 	STEP STEP

#### SHDN\_DLY4 Global Shutdown Delay Setting Register 4

ADDRESS	MODE		TYPE: O	DESET VALUE, 0::00
0x0D	R/W		TYPE: U	RESET VALUE: 0x00
BIT	NAME	POR		DESCRIPTION
7:5	RESERVED	00		
4:0	M4_SHDN_DLY[4:0]	0 0000	BUCK Master4 Shu Edge of EN Pin or 0 0 0000b = 0ms 0 0001b = 1 x DLY 0 0010b = 2 x DLY	_STEP _STEP

#### WDTRSTB\_DEB WDTRSTB\_IN Input Debounce Time Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x02
0x0E	R/W		TIPE. O	RESET VALUE: 0x02
BIT	NAME	POR		DESCRIPTION
7:3	RESERVED	0000 0		
2:0	WDT_DEB[2:0]	010	WDTRSTB_IN Deb 000b = 0ms 001b = 0.8ms 010b = 1.6ms 011b = 3.2ms 100b = 6.4ms 101b = 12.8ms 111b = 51.2ms	oounce Time Setting

#### **GPI\_FUNC GPI Function Selection Register**

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x43
0x0F	R/W		TTPE. O	RESET VALUE: 0343
BIT	NAME	POR		DESCRIPTION
7:4	GPI1_FUNC[3:0]	0100	GPI1 Function Selection GLB_EN 0000b: GLB_EN 0001b: M1_EN 0010b: M2_EN 0011b: M3_EN 0100b: M4_EN 0101b: GLB_VSEL 0110b: M1_VSEL 0111b: M2_VSEL	1000b: M3_VSEL 1001b: M4_VSEL 1010b: GLB_LPM 1011b: M1_LPM 1100b: M2_LPM
3:0	GPI0_FUNC[3:0]	0011	GPI0 Function Selection   0000b: GLB_EN   0001b: M1_EN   0010b: M2_EN   0011b: M3_EN   0100b: M4_EN   0101b: GLB_VSEL   0110b: M1_VSEL   0111b: M2_VSEL	1000b: M3_VSEL 1001b: M4_VSEL 1010b: GLB_LPM 1011b: M1_LPM 1100b: M2_LPM

#### **GPI\_DEB1 GPI Debounce Time Setting Register 1**

ADDRESS	MODE		TVDE: O	DESET VALUE: 0x44
0x10	R/W	TYPE: O		RESET VALUE: 0x11
BIT	NAME	POR		DESCRIPTION
7:4	LPM_DEB[3:0]	0001	LPM Debounce Tir 0000b = 0µs 0001b = 64µs 0010b = 128µs 0011b = 192µs 0100b = 256µs 0101b = 320µs 0110b = 384µs 0111b = 448µs	1000b = 512μs
3:0	EN_DEB[3:0]	0001	EN Debounce Time 0000b = 0µs 0001b = 64µs 0010b = 128µs 0011b = 192µs 0100b = 256µs 0101b = 320µs 0110b = 384µs 0111b = 448µs	1000b = 512μs

#### **GPI\_DEB2 GPI Debounce Time Setting Register 2**

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x11
0x11	R/W		TIPE. O	RESET VALUE. UXTI
BIT	NAME	POR		DESCRIPTION
7:4	GPI1_DEB[3:0]	0001	GPI1 Debounce Til 0000b = 0µs 0001b = 64µs 0010b = 128µs 0011b = 192µs 0100b = 256µs 0101b = 320µs 0110b = 384µs 0111b = 448µs	1000b = 512µs
3:0	GPI0_DEB[3:0]	0001	GPI0 Debounce Til 0000b = 0µs 0001b = 64µs 0010b = 128µs 0011b = 192µs 0100b = 256µs 0101b = 320µs 0110b = 384µs 0111b = 448µs	me Setting 1000b = 512µs 1001b = 576µs 1010b = 640µs 1011b = 704µs 1100b = 768µs 1101b = 832µs 1110b = 896µs 1111b = 960µs

#### **GPI\_PD\_CTRL GPI Pulldown Resistor Control Register**

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x0F
0x12	R/W		TIPE. O	RESET VALUE. UXUF
BIT	NAME	POR		DESCRIPTION
7:4	RESERVED	0000		
3	LPM_PD	1	LPM Input Pulldown Resistor Enable Setting 0: Disable 1: Enable	
2	EN_PD	1	EN Input Pulldown Resistor Enable Setting 0: Disable 1: Enable	
1	GPI1_PD	1	GPI1 Input Pulldown Resistor Enable Setting 0: Disable 1: Enable	
0	GPI0_PD	1	GPI0 Input Pulldow 0: Disable 1: Enable	n Resistor Enable Setting

#### **PROT\_CFG Protection Configuration Register**

ADDRESS	MODE	MODE		RESET VALUE: 0x82
0x13	R/W		TYPE: O	RESET VALUE. 0X02
BIT	NAME	POR		DESCRIPTION
7	TSHDN_EN	1	Thermal Protection Enable Control 0: Disable (TSHDN_INT is not disabled) 1: Enable	
6:3	RESERVED	000 0		
2:0	UVLO_F[2:0]	010	V <sub>SYS</sub> UVLO Falling Threshold 000b = 1.95V 001b = 2.05V 010b = 2.15V 011b = 2.25V 100b = 2.35V 101b = 2.45V 110b = 2.55V 111b = Disabled	

0x14: RESERVED

#### I2C\_CFG I<sup>2</sup>C Configuration Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x00
0x15	R/W		TIPE. O	RESET VALUE. 0X00
BIT	NAME	POR		DESCRIPTION
7:4	RESERVED	NA		
3:2	RESERVED	00	Write '00'	
1	PAIR	0	Register Data Pair Mode 0: Disable (Sequential Mode) 1: Enable	
0	HS_EXT	0	HS Mode Extension 0: Disable HS mode extension (I <sup>2</sup> C Rev. 4 Compliant). 1: Enable HS mode extension. (HS mode is extended during/after 'STOP' condition.)	

0x16 - 0x1F: RESERVED

#### **BUCK\_INT Regulators Interrupt Register**

ADDRESS	MODE		TYPE: S1	RESET VALUE: 0x00
0x20	R/C		TIPE. ST	RESET VALUE. 0X00
BIT	NAME POR			DESCRIPTION
7:4	RESERVED	0000		
3	M4_POK_INT	0	1: BUCK Master 4	POK interrupt has triggered.
2	M3_ <del>POK</del> _INT	0	1: BUCK Master 3 POK interrupt has triggered.	
1	M2_ <del>POK</del> _INT	0	1: BUCK Master 2 POK interrupt has triggered.	
0	M1_POK_INT	0	1: BUCK Master 1	POK interrupt has triggered.

#### **BUCK\_INT\_M BUCK Interrupt Mask Register**

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x0F
0x21	R/W		TIPE. O	RESET VALUE. UXUF
BIT	NAME	POR		DESCRIPTION
7:4	RESERVED	0000		
3	M4_ <del>POK</del> _M	1	0: Enable M4_POK 1: Mask M4_POK_	
2	M3_ <del>POK</del> _M	1	0: Enable M3_ POK_INT. 1: Mask M3_POK_INT.	
1	M2_ <del>POK</del> _M	1	0: Enable M2_POK_INT. 1: Mask M2_POK_INT.	
0	M1_POK_M	1	0: Enable M1_POK_INT. 1: Mask M1_POK_INT.	

#### **BUCK\_STAT BUCK Status Register**

ADDRESS	MODE		TYPE: O	RESET VALUE: N/A
0x22	R		TIPE. O	RESET VALUE. IV/A
BIT	NAME	POR		DESCRIPTION
7:4	RESERVED	0000		
3	M4_POK	0	BUCK Master 4 POK Status	
2	M3_POK	0	BUCK Master 3 POK Status	
1	M2_POK	0	BUCK Master 2 POK Status	
0	M1_POK	0	BUCK Master 1 PC	K Status

#### M1\_VOUT BUCK Master1 Output Voltage Setting Register

ADDRESS	MODE	MODE		RESET VALUE: 0x50
0x23	R/W		(OTP)	RESET VALUE. 0X90
BIT	NAME	POR	DESCRIPTION	
7:0	M1_VOUT[7:0]	01010000	BUCK Master 1 Output Voltage	

#### M2\_VOUT BUCK Master 2 Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x50
0x24	R/W		(OTP)	RESET VALUE. 0.30
BIT	NAME	POR	DESCRIPTION	
7:0	M2_VOUT[7:0]	01010000	BUCK Master 2 Output Voltage	

#### M3\_VOUT BUCK Master 3 Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x50
0x25	R/W		(OTP)	RESET VALUE: 0X90
BIT	NAME	POR	DESCRIPTION	
7:0	M3_VOUT[7:0]	01010000	BUCK Master 3 Output Voltage	

#### M4\_VOUT BUCK Master 4 Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x46
0x26	R/W		(OTP)	RESET VALUE. 0x46
BIT	NAME	POR	DESCRIPTION	
7:0	M4_VOUT[7:0]	01000110	BUCK Master 4 Output Voltage	

#### M1\_VOUT\_D BUCK Master 1 Default Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x78
0x27	R/W		TIPE. 0	RESET VALUE. 0X/6
BIT	NAME	POR	DESCRIPTION	
7:0	M1_VOUT_D[7:0]	0111 1000	BUCK Master 1 Default Output Voltage	

#### M2\_VOUT\_D BUCK Master 2 Default Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x78
0x28	R/W		TIPL. O	RESET VALUE. 0X16
BIT	NAME	POR	DESCRIPTION	
7:0	M2_VOUT_D[7:0]	0111 1000	BUCK Master 2 Default Output Voltage	

#### M3\_VOUT\_D BUCK Master 3 Default Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x78
0x29	R/W			RESET VALUE. 0X/6
BIT	NAME	POR	DESCRIPTION	
7:0	M3_VOUT_D[7:0]	0111 1000	BUCK Master 3 Default Output Voltage	

#### M4\_VOUT\_D BUCK Master 4 Default Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x78
0x2A	R/W		TIPE. 0	RESET VALUE. UX/O
BIT	NAME	POR	DESCRIPTION	
7:0	M4_VOUT_D[7:0]	0111 1000	BUCK Master 4 Default Output Voltage	

#### M1\_VOUT\_S BUCK Master1 Sleep Mode Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x1E
0x2B	R/W		TIPE. 0	RESET VALUE. UXTE
BIT	NAME	POR	DESCRIPTION	
7:0	M1_VOUT_S[7:0]	0001 1110	BUCK Master 1 Sleep Mode Output Voltage	

#### M2\_VOUT\_S BUCK Master 2 Sleep Mode Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x1E
0x2C	R/W		TIPE. 0	RESET VALUE. UXTE
BIT	NAME	POR	DESCRIPTION	
7:0	M2_VOUT_S[7:0]	0001 1110	BUCK Master 2 Sleep Mode Output Voltage	

#### M3\_VOUT\_S BUCK Master 3 Sleep Mode Output Voltage Setting Register

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x1E	
0x2D	R/W			RESET VALUE. UXTE	
BIT	NAME	POR	DESCRIPTION		
7:0	M3_VOUT_S[7:0]	0001 1110	BUCK Master 3 Sleep Mode Output Voltage		

#### M4\_VOUT\_S BUCK Master 4 Sleep Mode Output Voltage Setting Register

ADDRESS	MODE R/W		TYPE: O	RESET VALUE: 0x1E
0x2E			TIPL. O	RESET VALUE. UXTE
BIT	NAME	POR	DESCRIPTION	
7:0	M4_VOUT_S[7:0]	0001 1110	BUCK Master 4 Sleep Mode Output Voltage	

#### **Buck Output Voltage Table**

0x00 =	0x20 =	0x40 =	0x60 =	0x80 =	0xA0 =	0xC0 =	0xE0 =
0.25000V	0.41000V	0.57000V	0.73000V	0.89000V	1.05000V	1.21000V	1.37000V
0x01 =	0x21 =	0x41 =	0x61 =	0x81 =	0xA1 =	0xC1 =	0xE1 =
0.25500V	0.41500V	0.57500V	0.73500V	0.89500V	1.05500V	1.21500V	1.37500V
0x02 =	0x22 =	0x42 =	0x62 =	0x82 =	0xA2 =	0xC2 =	0xE2 =
0.26000V	0.42000V	0.58000V	0.74000V	0.90000V	1.06000V	1.22000V	1.38000V
0x03 =	0x23 =	0x43 =	0x63 =	0x83 =	0xA3 =	0xC3 =	0xE3 =
0.26500V	0.42500V	0.58500V	0.74500V	0.90500V	1.06500V	1.22500V	1.38500V
0x04 =	0x24 =	0x44 =	0x64 =	0x84 =	0xA4 =	0xC4 =	0xE4 =
0.27000V	0.43000V	0.59000V	0.75000V	0.91000V	1.07000V	1.23000V	1.39000V
0x05 =	0x25 =	0x45 =	0x65 =	0x85 =	0xA5 =	0xC5 =	0xE5 =
0.27500V	0.43500V	0.59500V	0.75500V	0.91500V	1.07500V	1.23500V	1.39500V
0x06 =	0x26 =	0x46 =	0x66 =	0x86 =	0xA6 =	0xC6 =	0xE6 =
0.28000V	0.44000V	0.60000V	0.76000V	0.92000V	1.08000V	1.24000V	1.40000V
0x07 =	0x27 =	0x47 =	0x67 =	0x87 =	0xA7 =	0xC7 =	0xE7 =
0.28500V	0.44500V	0.60500V	0.76500V	0.92500V	1.08500V	1.24500V	1.40500V
0x08 =	0x28 =	0x48 =	0x68 =	0x88 =	0xA8 =	0xC8 =	0xE8 =
0.29000V	0.45000V	0.61000V	0.77000V	0.93000V	1.09000V	1.25000V	1.41000V
0x09 =	0x29 =	0x49 =	0x69 =	0x89 =	0xA9 =	0xC9 =	0xE9 =
0.29500V	0.45500V	0.61500V	0.77500V	0.93500V	1.09500V	1.25500V	1.41500V
0x0A =	0x2A =	0x4A =	0x6A =	0x8A =	0xAA =	0xCA =	0xEA =
0.30000V	0.46000V	0.62000V	0.78000V	0.94000V	1.10000V	1.26000V	1.42000V
0x0B =	0x2B =	0x4B =	0x6B =	0x8B =	0xAB =	0xCB =	0xEB =
0.30500V	0.46500V	0.62500V	0.78500V	0.94500V	1.10500V	1.26500V	1.42500V
0x0C =	0x2C =	0x4C =	0x6C =	0x8C =	0xAC =	0xCC =	0xEC =
0.31000V	0.47000V	0.63000V	0.79000V	0.95000V	1.11000V	1.27000V	1.43000V
0x0D =	0x2D =	0x4D =	0x6D =	0x8D =	0xAD =	0xCD =	0xED =
0.31500V	0.47500V	0.63500V	0.79500V	0.95500V	1.11500V	1.27500V	1.43500V

#### **Buck Output Voltage Table (continued)**

	3	oo labio (oo	110111010101				
0x0E =	0x2E =	0x4E =	0x6E =	0x8E =	0xAE =	0xCE =	0xEE =
0.32000V	0.48000V	0.64000V	0.80000V	0.96000V	1.12000V	1.28000V	1.44000V
0x0F =	0x2F =	0x4F =	0x6F =	0x8F =	0xAF =	0xCF =	0xEF =
0.32500V	0.48500V	0.64500V	0.80500V	0.96500V	1.12500V	1.28500V	1.44500V
0x10 =	0x30 =	0x50 =	0x70 =	0x90 =	0xB0 =	0xD0 =	0xF0 =
0.33000V	0.49000V	0.65000V	0.81000V	0.97000V	1.13000V	1.29000V	1.45000V
0x11 =	0x31 =	0x51 =	0x71 =	0x91 =	0xB1 =	0xD1 =	0xF1 =
0.33500V	0.49500V	0.65500V	0.81500V	0.97500V	1.13500V	1.29500V	1.45500V
0x12 =	0x32 =	0x52 =	0x72 =	0x92 =	0xB2 =	0xD2 =	0xF2 =
0.34000V	0.50000V	0.66000V	0.82000V	0.98000V	1.14000V	1.30000V	1.46000V
0x13 =	0x33 =	0x53 =	0x73 =	0x93 =	0xB3 =	0xD3 =	0xF3 =
0.34500V	0.50500V	0.66500V	0.82500V	0.98500V	1.14500V	1.30500V	1.46500V
0x14 =	0x34 =	0x54 =	0x74 =	0x94 =	0xB4 =	0xD4 =	0xF4 =
0.35000V	0.51000V	0.67000V	0.83000V	0.99000V	1.15000V	1.31000V	1.47000V
0x15 =	0x35 =	0x55 =	0x75 =	0x95 =	0xB5 =	0xD5 =	0xF5 =
0.35500V	0.51500V	0.67500V	0.83500V	0.99500V	1.15500V	1.31500V	1.47500V
0x16 =	0x36 =	0x56 =	0x76 =	0x96 =	0xB6 =	0xD6 =	0xF6 =
0.36000V	0.52000V	0.68000V	0.84000V	1.00000V	1.16000V	1.32000V	1.48000V
0x17 =	0x37 =	0x57 =	0x77 =	0x97 =	0xB7 =	0xD7 =	0xF7 =
0.36500V	0.52500V	0.68500V	0.84500V	1.00500V	1.16500V	1.32500V	1.48500V
0x18 =	0x38 =	0x58 =	0x78 =	0x98 =	0xB8 =	0xD8 =	0xF8 =
0.37000V	0.53000V	0.69000V	0.85000V	1.01000V	1.17000V	1.33000V	1.49000V
0x19 =	0x39 =	0x59 =	0x79 =	0x99 =	0xB9 =	0xD9 =	0xF9 =
0.37500V	0.53500V	0.69500V	0.85500V	1.01500V	1.17500V	1.33500V	1.49500V
0x1A =	0x3A =	0x5A =	0x7A =	0x9A =	0xBA =	0xDA =	0xFA =
0.38000V	0.54000V	0.70000V	0.86000V	1.02000V	1.18000V	1.34000V	1.50000V
0x1B =	0x3B =	0x5B =	0x7B =	0x9B =	0xBB =	0xDB =	0xFB =
0.38500V	0.54500V	0.70500V	0.86500V	1.02500V	1.18500V	1.34500V	1.50500V
0x1C =	0x3C =	0x5C =	0x7C =	0x9C =	0xBC =	0xDC =	0xFC =
0.39000V	0.55000V	0.71000V	0.87000V	1.03000V	1.19000V	1.35000V	1.51000V
0x1D =	0x3D =	0x5D =	0x7D =	0x9D =	0xBD =	0xDD =	0xFD =
0.39500V	0.55500V	0.71500V	0.87500V	1.03500V	1.19500V	1.35500V	1.51500V
0x1E =	0x3E =	0x5E =	0x7E =	0x9E =	0xBE =	0xDE =	0xFE =
0.40000V	0.56000V	0.72000V	0.88000V	1.04000V	1.20000V	1.36000V	1.52000V
0x1F =	0x3F =	0x5F =	0x7F =	0x9F =	0xBF =	0xDF =	0xFF =
0.40500V	0.56500V	0.72500V	0.88500V	1.04500V	1.20500V	1.36500V	1.52500V

#### M1\_CFG BUCK Master 1 Configuration Register

ADDRESS	MODE		7/77 0		
0x2F	R/W		TYPE: O	RESET VALUE: 0xD1	
BIT	NAME	POR		DESCRIPTION	
7	M1_AD	1	BUCK Master 1 Ou 0: Disable 1: Enable	utput Active Discharge	
6:4	M1_ILIM[2:0]	101	BUCK Master 1 PMOS Peak/NMOS Valley Current Limit Setting 000b: 3.0A/2.0A 001b: 3.6A/2.4A 010b: 4.2A/2.8A 011b: 4.8A/3.2A 100b: 5.4A/3.6A 101b: 6.0A/4.0A 110b: 6.6A/4.4A 111b: 7.2A/4.8A		
2:3	RESERVED	00	Write '00'		
1	M1_FPWM	0	BUCK Master 1 Forced PWM 0: Turn off forced PWM (Automatic skip mode operation under light load) 1: Turn on forced PWM mode		
0	M1_FSREN	1	1: Turn on forced PWM mode  BUCK Master 1 Falling Slew Rate Control 0: Disable  BUCK Master 1 operates in skip mode during the output voltage rampdown (only if M1_FPWM = 0). In skip mode, negative current through the low-side FET is not allowed so that the output voltage falling slew rate is a function of the output capacitance and the external load under light load condition. If the load is heavy, the output voltage falling slew rate is limited to the ramp-down slew rate set by B_RD_SR[1:0]. Note that the internal feedback string always imposes a 2μA load on the output.  1: Enable  BUCK Master 1 operates in forced PWM mode during the output voltage ramp-down. In forced PWM mode, BUCK Master 1 can sink current from the output capacitor to ensure that the output voltage decreases at the ramp-down slew rate set by B_RD_SR[1:0]. To ensure a smooth output voltage ramp-down, forced PMW mode remains engaged for 50μs after the output voltage decreases to its target voltage.		

#### **M2\_CFG BUCK Master 2 Configuration Register**

ADDRESS	MODE					
0x30	R/W		TYPE: O	RESET VALUE: 0xD1		
BIT	NAME	POR		DESCRIPTION		
7	M2_AD	1	BUCK Master 2 Ou 0: Disable 1: Enable	ıtput Active Discharge		
6:4	M2_ILIM[2:0]	101	BUCK Master 2 PMOS Peak/NMOS Valley Current Limit Setting 000b: 3.0A/2.0A 001b: 3.6A/2.4A 010b: 4.2A/2.8A 011b: 4.8A/3.2A 100b: 5.4A/3.6A 101b: 6.0A/4.0A 110b: 6.6A/4.4A 111b: 7.2A/4.8A			
2:3	RESERVED	00	Write '00'			
1	M2_FPWM	0	0: Turn off forced P (Automatic skip mo	BUCK Master 2 Forced PWM 0: Turn off forced PWM (Automatic skip mode operation under light load) 1: Turn on forced PWM mode		
0	M2_FSREN	1	1: Turn on forced PWM mode  BUCK Master 2 Falling Slew Rate Control 0: Disable BUCK Master 2 operates in skip mode during the output voltage ramp-down (only if M2_FPWM = 0). In skip mode, negative current through the low-side FET is not allowed so that the output voltage falling slew rate is a function of the output capacitance and the external load under light load condition. If the load is heavy, the output voltage falling slew rate is limited to the ramp-down slew rate set by B_RD_SR[1:0]. Note that the internal feedback string always imposes a 2μA load on the output. 1: Enable BUCK Master 2 operates in forced PWM mode during the output voltage ramp-down. In forced PWM mode, BUCK Master 2 can sink current from the output capacitor to ensure that the output voltage decreases at the ramp-down slew rate set by B_RD_SR[1:0]. To ensure a smooth output voltage ramp-down, forced PMW mode remains engaged for 50μs after the output voltage decreases to its target voltage.			

#### **M3\_CFG BUCK Master 3 Configuration Register**

ADDRESS	MODE		TVDT 0		
0x31	R/W		TYPE: O	RESET VALUE: 0xD1	
BIT	NAME	POR		DESCRIPTION	
7	M3_AD	1	BUCK Master 3 Ou 0: Disable 1: Enable	itput Active Discharge	
6:4	M3_ILIM[2:0]	101	BUCK Master 3 PMOS Peak/NMOS Valley Current Limit Setting 000b: 3.0A/2.0A 001b: 3.6A/2.4A 010b: 4.2A/2.8A 011b: 4.8A/3.2A 100b: 5.4A/3.6A 101b: 6.0A/4.0A 110b: 6.6A/4.4A 111b: 7.2A/4.8A		
2:3	RESERVED	00	Write '00'		
1	M3_FPWM	0	BUCK Master 3 Forced PWM 0: Turn off forced PWM (Automatic skip mode operation under light load) 1: Turn on forced PWM mode		
0	M3_FSREN	1			

#### **M4\_CFG BUCK Master 4 Configuration Register**

ADDRESS	MODE	MODE		
0x32	R/W		TYPE: O	RESET VALUE: 0xD1
BIT	NAME	POR		DESCRIPTION
7	M4_AD	1	BUCK Master 4 Ou 0: Disable 1: Enable	utput Active Discharge
6:4	M4_ILIM[2:0]	101	BUCK Master 4 PMOS Peak/NMOS Valley Current Limit Setting 000b: 3.0A/2.0A 001b: 3.6A/2.4A 010b: 4.2A/2.8A 011b: 4.8A/3.2A 100b: 5.4A/3.6A 101b: 6.0A/4.0A 110b: 6.6A/4.4A 111b: 7.2A/4.8A	
2:3	RESERVED	00	Write '00'	
1	M4_FPWM	0	BUCK Master4 Forced PWM 0: Turn off forced PWM (Automatic skip mode operation under light load) 1: Turn on forced PWM mode	
0	M4_FSREN	1		

#### **GLB\_CFG1 BUCK Global Configuration Register 1**

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x24
0x33	R/W		TIPE: U	RESET VALUE: 0x24
BIT	NAME	POR		DESCRIPTION
7	RESERVED	0		
6:4	B_SD_SR[2:0]	010	Shutdown Slew Ra 000b: 1.25mV/µs 001b: 2.5mV/µs 010b: 5mV/µs 011b: 10mV/µs 100b: 20mV/µs 101b: 40mV/µs 110b: 60mV/µs	te
3	RESERVED	0		
0:2	B_SS_SR[2:0]	100	Soft Start Slew Rat 000b: 1.25mV/µs 001b: 2.5mV/µs 010b: 5mV/µs 011b: 10mV/µs 100b: 20mV/µs 101b: 40mV/µs 110b: 60mV/µs	e

#### **GLB\_CFG2 BUCK Global Configuration Register 2**


ADDRESS	MODE			
0x34	R/W		TYPE: O	RESET VALUE: 0x24
BIT	NAME	POR		DESCRIPTION
7	RESERVED	0		
6:4	B_RD_SR[2:0]	010	Ramp-Down Slew 000b: 1.25mV/µs 001b: 2.5mV/µs 010b: 5mV/µs 011b: 10mV/µs 100b: 20mV/µs 101b: 40mV/µs 110b: 60mV/µs 111b: 60mV/µs	Rate
3	RESERVED	0		
0:2	B_RU_SR[2:0]	100	Ramp-Up Slew Rat 000b: 1.25mV/µs 001b: 2.5mV/µs 010b: 5mV/µs 011b: 10mV/µs 100b: 20mV/µs 101b: 40mV/µs 110b: 60mV/µs	te

#### **GLB\_CFG3 BUCK Global Configuration Register 3**

ADDRESS	MODE		TYPE: O	RESET VALUE: 0x5F		
0x35	R/W		TIPE: U	RESET VALUE: 0x3F		
BIT	NAME	POR		DESCRIPTION		
7	B_ILIM_OFF	0	PLIM, VLIM, and NLIM OI 0: Enable current limit fun 1: Disable current limit fur	ction		
6	B_AZX_EN	1	Adaptive Zero Crossing C 0: Disable 1: Enable	Control		
5	B_ISHARE_RAN	0	Current Sharing Range Setting 0: Default 1: Wide range			
4	B_ISHARE_EN	1	Current Sharing Control 0: Disable 1: Enable			
3	B_BDBK_EN	1	Low-Side MOSFET Body Breaking Control during PETR 0: Disable 1: Enable			
2	B_NETR_MASK	1	NETR Mask Setting 0: NETR masking for 2 CKL of MSON from NETR event 1: NETR masking for 8 CLK of MSON from NETR event			
1	B_PETR_EN	1	Positive Enhanced Transient Response Control 0: Disable 1: Enable			
0	B_NETR_EN	1	Negative Enhanced Transient Response Control 0: Disable 1: Enable			

0x36 - 0xFF: RESERVED

#### **Typical Application Circuit**



# Quad-Phase, 20A Max, Configurable Buck Regulator

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX77812EWB+T	-40°C to 85°C	64 Bump (8 x 8) 0.4mm Pitch

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

#### **Chip Information**

PROCESS: S18B

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
64 WLP	W643C3+1	<u>21-100087</u>	Refer to Application Note 1891

T = Tape and reel.

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/16	Initial release	_
1	3/17	Updated <i>Applications</i> section, updated <i>Benefits and Features</i> section, updated MIN/TYP/MAX values in the <i>Electrical Characteristics</i> section and changed inductor to 220nH, DCR = $16m\Omega$ , added Cyntec information to <i>Table 2</i> , added I <sup>2</sup> C slave addresses for OTP = 1 to <i>Table 5</i> , updated Figures 6–9 and communication protocols description, updated GPI_FUNC, M1_CFG, M2_CFG, M3_CFG, M4_CFG, GLB_CFG1, GLB_CFG2 registers in the <i>Register Map</i> table, updated <i>Typical Application Circuit</i>	1—14, 29, 32—36, 42, 43, 49, 56, 60—66
2	6/17	Updated <i>Benefits and Features</i> section and <i>Register Map</i> table, fixed various typos	1, 2, 4—6, 8, 11, 12, 14, 15, 23, 25, 26, 31, 33-38, 42, 43, 46-48, 62—64
3	Updated title, <i>Benefits and Features</i> section, and <i>Electrical Characteristics</i> table, corrected label error to Output Voltage Error (%) in <i>Typical Operating Characteristics</i> , corrected errors to register name and removed error statement in HS mode in <i>Detailed Description</i> section, removed inductor from <i>Table 2</i> , corrected error in POR bits in the <i>GPI_PD_CTRL GPI Pulldown Resistor Control Register</i> table		1, 10, 14, 16, 26, 29, 30, 38, 51

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.