

STW15NK90Z

N-channel 900V - 0.40Ω - 15A - TO-247 Zener - Protected SuperMESH™ PowerMOSFET

General features

Туре	V _{DSS} (@Tjmax)	R _{DS(on)}	ID	P _W
STW15NK90Z	900 V	< 0.55 Ω	15 A	350W


- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatibility

Description


The SuperMESH[™] series is obtained through an extreme optimization of ST's well established strip-based PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh[™] products.

Applications

Switching application



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging
STW15NK90Z	W15NK90Z	TO-247	Tube

www.st.com

Contents

1	Electrical ratings	3
	1.1 Protection features of gate-to-source zener diodes	4
2	Electrical characteristics	5
	2.1 Electrical characteristics (curves)	7
3	Test circuit Package mechanical data	10
4	Package mechanical data 1	1
5	Revision history	13



1

Electrical ratings

Table 1. Absolute m	naximum ratings
---------------------	-----------------

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	900	V
V _{DGR}	V_{DGR} Drain-gate voltage ($R_{GS} = 20K\Omega$)		V
V _{GS}	V _{GS} Gate-source voltage		V
Ι _D	I_D Drain current (continuous) at $T_C = 25^{\circ}C$		А
۱ _D	I _D Drain current (continuous) at T _C =100°C		А
I _{DM} ⁽¹⁾	I _{DM} ⁽¹⁾ Drain current (pulsed)		А
P _{TOT}	Total dissipation at $T_C = 25^{\circ}C$	350	W
	Derating Factor		W/°C
V _{ESD (G-S)}	Gate source ESD(HBM-C=100pF, R=1,5KΩ)	6000	V
dv/dt ⁽²⁾	dv/dt ⁽²⁾ Peak diode recovery voltage slope		V/ns
TJOperating junction temperatureTstgStorage temperature		-55 to 150	°C

1. Pulse width limited by safe operating area

2. $I_{SD} \leq 15$ A, di/dt ≤ 200 A/µs, V_{DD} ≤ 900 V, T_j $\leq T_{JMAX}$

Table	2.	Thermal	data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case Max	0.36	°C/W
R _{thj-a}	Thermal resistance junction-ambient Max	50	°C/W
Τ _Ι	Maximum lead temperature for soldering purpose	300	°C

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	15	A
E _{AS}	Single pulse avalanche energy (starting Tj=25°C, Id=Iar, Vdd=50V)	360	mJ



Table 4.	Gate-source zener	diode
		aloue

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-source breakdown voltage	lgs=± 1mA (Open Drain)	30			V

1.1 Protection features of gate-to-source zener diodes

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1mA, V _{GS} = 0	900			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	$V_{DS} = Max rating,$ $V_{DS} = Max rating,$ $Tc = 125^{\circ}C$			1 50	μA μA
I _{GSS}	Gate body leakage current (V _{GS} = 0)	$V_{GS} = \pm 20V$			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 150 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10V, I _D = 7.5 A		0.40	0.55	Ω

Table 5. On/off states

Table 6. Dynamic

	• • •					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	V _{DS} =15V, I _D = 7.5 A		15		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =25V, f=1 MHz, V _{GS} =0		6100 465 96		pF pF pF
C _{osseq} ⁽²⁾ .	Equivalent output capacitance	V_{GS} =0, V_{DS} =0V to 720V		230		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Off-voltage rise time Fall time	V _{DD} =450 V, I _D = 7.5A, R _G =4.7Ω, V _{GS} =10V (see <i>Figure 16</i>)		42 27 135 35		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V _{DD} =720V, I _D = 15A V _{GS} =10V		190 56 70	256	nC nC nC

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2. $C_{oss~eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I _{SD}	Source-drain current				15	А
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				60	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} =15A, V _{GS} =0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} =15 A, di/dt = 100A/μs, V _{DD} =100 V, Tj=25°C (see <i>Figure 18</i>)		748 10.5 28		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} =15 A, di/dt = 100A/μs, V _{DD} =100V, Tj=150°C (see <i>Figure 18</i>)		900 13 28.5		ns μC Α

 Table 7.
 Source drain diode

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 3. Output characterisics








Figure 4. Transfer characteristics





57

Figure 5. Transconductance






Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage Five vs temperature

Figure 10. Normalized on resistance vs temperature




Figure 11. Source-drain diode forward characteristics




Figure 13. Maximum avalanche energy vs temperature







Figure 12. Normalized B_{VDSS} vs temperature



57

3 Test circuit Package mechanical data

Figure 14. Unclamped Inductive load test circuit




Figure 16. Switching times test circuit for resistive load





Figure 18. Test circuit for inductive load switching and diode recovery times



10/14

Figure 15. Unclamped Inductive waveform





Figure 17. Gate charge test circuit




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.	mm.			inch			
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А	4.85		5.15	0.19		0.20	
A1	2.20		2.60	0.086		0.102	
b	1.0		1.40	0.039		0.055	
b1	2.0		2.40	0.079		0.094	
b2	3.0		3.40	0.118		0.134	
С	0.40		0.80	0.015		0.03	
D	19.85		20.15	0.781		0.793	
Е	15.45		15.75	0.608		0.620	
е		5.45			0.214		
L	14.20		14.80	0.560		0.582	
L1	3.70		4.30	0.14		0.17	
L2		18.50			0.728		
øР	3.55		3.65	0.140		0.143	
øR	4.50		5.50	0.177		0.216	
S		5.50			0.216		





5 Revision history

Table 8.	Revision	history
----------	----------	---------

Date	Revision	Changes
09-Sep-2004	1	Preliminary
08-Sep-2005	2	Complete datasheet
31-Jul-2005	3	New template, no content change



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

