

Sauls Wharf House Crittens Road Great Yarmouth Norfolk NR31 0AG Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com Email:tech@midasdisplays.com www.midasdisplays.com

MCCOG128064N6W-FPTLW	128 x 64	N/A	LCD Module					
	Specification							
Version: 1 Date: 14/02/2015								
,	Re	evision						
1 13/02/20	15 First Is	sue						

Display F	eatures		
Resolution	128 x 64		<u> </u>
Appearance	Black on White		
Logic Voltage	3.3V		1
Interface	Parallel	R	COHS
Font Set	N/A	_ \ V cc	NOHS Ompliant
Display Mode	Transflective		mphant
LC Type	FSTN	Y	
Module Size	80.00 x 54.00 x 9.50mm		
Operating Temperature	-20°C ~ +70°C		
Construction	COG	Box Quantity	Weight / Display
LED Backlight	White		

* - For full design functionality, please use this specification in conjunction with the ST7567-G specification. (Provided Separately)

Display Accessories				
Part Number	Description			

Optional Variants					
Appearances	Voltage				

General Specification

The Features is described as follow:

■ Module dimension: 80.0 x 54.0 x 9.5 mm

■ View area: 70.7 x 38.8 mm

Active area: 66.52 x 33.24 mm

■ Number of dots: 128 x 64

■ Dot size: 0.48 x 0.48 mm

■ Dot pitch: 0.52 x 0.52 mm

■ LCD type: FSTN Positive, Transflective

■ Duty: 1/65 , 1/9 Bias

■ View direction: 6 o'clock

■ Backlight Type: LED, White

■ IC: ST7567-G

DESIGN • MANUFACTURE • SUPPLY

Interface Pin Function

Pin No.	Symbol	Level	Description					
1	PSB	I	PSB selec	cts the int	erface type: Serial or Parallel.			
			C86 selec	ts the mid	croprocessor type in parallel interface			
			mode.					
			PSB	C86	Selected Interface			
			"H"	"H"	Parallel 6800 Series MPU			
			11	11	Interface			
2	C86	ı	"H"	"["	Parallel 8080 Series MPU			
	000	•	11	_	Interface			
			"L"	"X"	Serial 4-Line SPI Interface			
	R		Please refer to "APPLICATION NOTES" and					
			"Microprocessor Interface"					
			(Section 6) for detailed connection of the selected					
			interface.					
3	VG	Power	VG is the LCD driving voltage for segment circuits.					
4	XV0	Power	XV0 is the	e LCD driv	ving voltage for common circuits at			
<u>'</u>			positive fr	ame.				
5_	V0	Power	0 5 11		ng voltage for common circuits at			
			negative f	rame.	TURE • SUPPLY			
6	VSS		This is a ()V termina	al connected to the system GND.			
7	VDD		Shared w	ith the MF	PU power supply terminal VDD. (3.3			
			V)					
8	D7			ing 8-bit	parallel interface: (6800 or 8080			
9	D6		mode)					
10	D5				data bus. Connect to the data bus of			
11	D4		8-bit micro	•				
12	D3		When CSB is non-active (CSB="H"), D[7:0] pins are high					
13	D2		impedance. When using serial interface: 4-LINE					
14	D1		D7=SDA : Serial data input.					

15	D0		D6=SCL: Serial clock input. D[5:0] are not used and should connect to "H" by VDD1 or VDDH. When CSB is non-active (CSB="H"), D[7:0] pins are high impedance. Read/Write execution control pin. When PSB is "H",					
			Read	d/Write ex	ecutio	on control pin. When PSB is "H",		
			C86	MPU Type	ERD	Description		
16	ERD	I	Н	6800 series	E	Read/Write control input pin. R/W="H": When E is "H", D[7:0] are in output mode. R/W="L": Signals on D[7:0] are latched at the falling edge of E signal.		
				8080	/RD	Read enable input pin.		
			L	series	/KD	When /RD is "L", D[7:0] are in output mode.		
	F		ERD is not used in serial interface and should fix to "H" by VDD1 or VDDH. Read/Write execution control pin. When PSB is "H",					
			C86	MPU Type	RWR	Description		
						Road Mista control input pin		
			Н	6800 series	R/W	Read/Write control input pin. R/W="H": read. R/W="L": write.		
17	RWR	1	Н		R/W /WR	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising		
17	RWR	 	L	series 8080 series	WR	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal.	" ∐"	
17	RWR	 M	RWF	8080 series	wr sed in	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising	"H"	
17	RWR	I I • M	RWF by V	8080 series R is not us	wr sed in DDH.	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal. serial interface and should fix to '		
17	RWR	I M	RWF by V	8080 series R is not us DD1 or Vitermines v	wr sed in DDH.	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal.		
D	ESIGN	 M	RWF by V It def	8080 series R is not us DD1 or Vitermines v	wr sed in DDH.	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal. serial interface and should fix to 'er the access is related to data or	r	
17	RWR ESIGN	- -	RWF by V It def	8080 series R is not us DD1 or Vitermines v	wr sed in DDH.	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal. serial interface and should fix to '	r	
D	ESIGN	 M	RWF by V It det comr A0="	8080 series R is not us DD1 or Vitermines v mand.	wred in DDH. whether	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal. serial interface and should fix to 'er the access is related to data or	r data.	
D	ESIGN	 M	RWF by V It def comi A0="	series 8080 series R is not us DD1 or VI termines v mand. H": Indica	wr. Sed in DDH. whether	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of WR signal. serial interface and should fix to 'er the access is related to data or nat signals on D[7:0] are display or	r data. d.	
D	ESIGN		RWF by V It det comr A0=" A0="	series 8080 series R is not us DD1 or VI termines v mand. H": Indica	wred in DDH. whether ates the et input	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of MR signal. serial interface and should fix to 'er the access is related to data or nat signals on D[7:0] are display of at signals on D[7:0] are commanut pin. When RSTB is "L", internal	r data. d.	
18	esign A0	 M	RWF by V It det comma A0=" Hard initia	series 8080 series R is not us DD1 or Vi termines v mand. H": Indica L": Indica ware rese	wred in DDH. whether ates the et inpuessed in executions.	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal. serial interface and should fix to 'er the access is related to data or nat signals on D[7:0] are display of at signals on D[7:0] are commanut pin. When RSTB is "L", internal atted	r data. d.	
18	esign A0		RWF by V It def command = " A0=" Hard initial	series 8080 series R is not us DD1 or Vi termines v mand. H": Indica ware rese	wred in DDH. whether the execution at region at region with the execution at the execution	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of /WR signal. serial interface and should fix to 'er the access is related to data or nat signals on D[7:0] are display of the access of the commandate of the pin. When RSTB is "L", internal steed sters will be initialized.	r data. d.	
18	A0 RSTB		RWF by V It def command=" A0=" Hard initia and the command to the	series 8080 series R is not us DD1 or VI termines v mand. H": Indica ware rese lization is the interna	wred in DDH. whether the tinpues executed all regions out pires.	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of WR signal. serial interface and should fix to 'er the access is related to data or nat signals on D[7:0] are display of at signals on D[7:0] are commanut pin. When RSTB is "L", internal ated sters will be initialized. In Interface access is enabled when	r data. d.	
18	esign A0		RWF by V It det command=" A0=" Hard initia and to Chip CSB	series 8080 series R is not us DD1 or VI termines v mand. H": Indica ware rese lization is the interna	we seed in DDH. whether tinpues executed all region out pires out pires en CS	R/W="H": read. R/W="L": write. Write enable input pin. Signals on D[7:0] will be latched at the rising edge of WR signal. serial interface and should fix to 'er the access is related to data or nat signals on D[7:0] are display of at signals on D[7:0] are commanut pin. When RSTB is "L", internal ated sters will be initialized. In Interface access is enabled who is to command the commandation of the c	r data. d.	

C1=C2=1UF/0805

1011	1005
SIGNAL	
PSB	P3.6
C86	P3.6
VG	
XV0	C2 =
V0	
VSS	VSS
VDD	VDD
D7	P1.7
D6	P1.6
D5	P1.5
D4	P1.4
D3	P1.3
D2	P1.2
DI	P1.1
D0	P1.0
ERD	P3.4
RWR	P3.7
A0	P3.0
RSTB	P3.2
100	
	PSB C86 VG XV0 V0 VSS VDD D7 D6 D5 D4 D3 D2 D1 D0 ERD RWR A0


CI



NUFACTURE . SUPPLY

Contour Drawing &Block Diagram

SEG




SEG

Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
	θ	CR≧2	0	_	30	ψ= 180°
View Angle	θ	CR≧2	0	_	60	ψ= 0°
view Angle	θ	CR≧2	0	_	45	ψ= 90°
	θ	CR≧2	0	_	45	ψ= 270°
Contrast Ratio	CR	_	_	5	_	_
Posnonce Time	T rise	_	_	200	300	ms
Response Time	T fall	7	7	250	350	ms

Definition of Operation Voltage (Vop)


Definition of Response Time (Tr, Tf)



Conditions:

Frame Frequency: 64 HZ Driving Waveform: 1/N duty, 1/a bias

Definition of viewing angle(CR≥2)



Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	-20	_	+70	$^{\circ}\!\mathbb{C}$
Storage Temperature	T _{ST}	-30	_	+80	$^{\circ}\!\mathbb{C}$
Input Voltage	Vı	-0.3	_	V _{DD} +0.3	V
Digital Power Supply Voltage	V _{DD} -Vss	-0.3	_	3.6	V
LCD Power supply voltage	V0-XV0	-0.3	_	16	V



DESIGN • MANUFACTURE • SUPPLY

Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	V_{DD} - V_{SS}	_	3.0	3.3	3.6	٧
		Ta=-20°C	_	_	=	V
Supply Voltage For LCM	XV0-V0	Ta=25°C	_	10.0	_	V
		Ta=70°C	_	_	_	V
Input High Volt.	V _{IH}	_	$0.7V_{DD}$	_	V_{DD}	V
Input Low Volt.	V _{IL}	_	Vss	_	0.3V _{DD}	V
Output High Volt.	V _{OH}	7/	0.8 V _{DD}		V_{DD}	V
Output Low Volt.	V _{OL}	JF	Vss	_	0.2V _{DD}	V
Supply Current(No	15		Δ		U	
include	I_{DD}	$V_{DD}=3.3V$	_	2.0	_	mA
LED Backlight)						

Please kindly consider to design the Vop to be adjustable while programing the software to match LCD contrast tolerance.

Backlight Information

Specification


PARAMETER	SYMBOL	MIN	TYP	мах	UNIT	TEST CONDITION
Supply Current	ILED	_	96	120	mA	V=3.5V
Supply Voltage	V	3.3	3.5	3.7	v	_
Reverse Voltage	VR	_	_	5	v	_
Luminance	IV	840	1050	_	CD/M ²	ILED=96mA
(Without LCD)		040	1000		OD/III	ILLD-30IIIA
LED Life Time		1				ILED=96mA
(For Reference	_	4 L	50K		Hr.	25℃,50-60%RH,
only)		5	P		AY	(Note 1)
Color	White					

Note: The LED of B/L is drive by current only, drive voltage is for reference only. drive voltage can make driving current under safety area (current between minimum and maximum).

Note 1:50K hours is only an estimate for reference.

LED B\L Drive Method

1. Drive from A, K



Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)

	Environmental Test		
Test Item	Content of Test	Test Condition	Note
High Temperature storage	Endurance test applying the high storage temperature for a long time.	200hrs	2
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30℃ 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70℃ 200hrs	<u> </u>
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20℃ 200hrs	1
High Temperature/ Humidity storage	The module should be allowed to stand at 60°C,90%RH max For 96hrs under no-load condition excluding the polarizer, Then taking it out and drying it at normal temperature.	60°C,90%RH 96hrs	1,2
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20℃/70℃ 10 cycles	
Vibration test SIG	Endurance test applying the vibration during transportation and using.	Total fixed amplitude: 1.5mm Vibration Frequency: 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=800V,RS=1.5kΩ CS=100pF 1 time	

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

Inspection specification

NO	Item	Criterion				AQL
01	Electrical Testing	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect. 				
02	Black or white spots on LCD	three white o	•		mm, no more than	2.5
02	(display only)		•	•	s or lines within 3mm	2.5
03	LCD black spots, white spots, contamination (non-display)	3.1 Round type Φ=(x + y) / X 3.2 Line type : (W L	Y Y UFA	SIZE $\Phi \le 0.10$ $0.10 < \Phi \le 0.20$ $0.20 < \Phi \le 0.25$ $0.25 < \Phi$	Acceptable Q TY Accept no dense 2 1 0 SUPPLY Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.		Size Φ $Φ \le 0.20$ $0.20 < Φ \le 0.50$ $0.50 < Φ \le 1.00$ $1.00 < Φ$ $Total Q TY$	Acceptable Q TY Accept no dense 3 2 0 3	2.5

NO	Item	Criterion				
05	Scratches	Follow NO.3 LCD black spots, white spots, contamination				
		Symbols Define: x: Chip length y: 0	Chip width z: Chip to Slass thickness a: LCE	thickness) side length		
06	Chipped glass	z: Chip thickness Z≤1/2t 1/2t <z≤2t< td=""><td>y: Chip width Not over viewing area Not exceed 1/3k</td><td>x: Chip length x≤1/8a x≤1/8a</td><td>2.5</td></z≤2t<>	y: Chip width Not over viewing area Not exceed 1/3k	x: Chip length x≤1/8a x≤1/8a	2.5	
		⊙ If there are 2 or more chips, x is total length of each chip.				
	DESIG	6.1.2 Corner crack:	FACTURE	y		
		z: Chip thickness	y: Chip width	x: Chip length		
		Z≦1/2t	Not over viewing area	x≦1/8a		
		1/2t < z ≦ 2t	Not exceed 1/3k	x≦1/8a		
		⊙If there are 2 or more	chips, x is the total leng	yth of each chip.		

NO	Item	Criterion				
NO 06	Glass	$Criterion \\ Symbols: \\ x: Chip length $	AQL 2.5			
		X V: Chip width V: Chip longth 7: Chip thickness				
		y: Chip width x: Chip length z: Chip thickness $y \le L$ $x \le 1/8a$ $0 < z \le t$				
		 If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. If the product will be heat sealed by the customer, the alignment mark not be damaged. 6.2.3 Substrate protuberance and internal crack. y: width x: length y ≤ 1/3L x ≤ a 				

NO	Item	Criterion			
07	Cracked glass	acked glass The LCD with extensive crack is not acceptable.			
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using LCD spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 			
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications.			
	PCB · COB DESIGN	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the 	2.5 2.5 0.65		
10		seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 10.9 The Scraping testing standard for Copper Coating of PCB	2.5 2.5 0.65 2.5 2.5		
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.52.52.50.65		

NO	Item	Criterion	AQL		
		12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.12.2 No cracks on interface pin (OLB) of TCP.			
		12.3 No contamination, solder residue or solder balls on product.	0.65 2.5		
		12.4 The IC on the TCP may not be damaged, circuits.	2.5		
		12.5 The uppermost edge of the protective strip on the interface	2.5		
12	General appearance	pin must be present or look as if it cause the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.9 LCD pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet.	2.5 2.5 0.65 0.65 0.65		
		12.12 Visual defect outside of VA is not considered to be rejection.			

Precautions in use of LCD Modules

- (1)Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- (3)Don't disassemble the LCM.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist LCM.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.
- (8) T aaæ have the right to change the passive components, including R3,R6 & backlight adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (9) AT at the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, T at the have the right to modify the version.)

DESIGN • MANUFACTURE • SUPPLY

Material List of Components for RoHs

1. ÁT ãaæ hereby declares that all of or part of products (with the mark

"#"in code), including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

Exhibit A: The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs
Limited Value	100 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm
Above limited value is set up according to RoHS.						

- 2.Process for RoHS requirement:
 - (1) Use the Sn/Ag/Cu soldering surface; the surface of Pb-free solder is rougher than we used before.
 - (2) Heat-resistance temp. :

Reflow: 250°C,30 seconds Max.;

Connector soldering wave or hand soldering : 320°C, 10 seconds max.

(3) Temp. curve of reflow, max. Temp. : 235±5°€;

Recommended customer's soldering temp. of connector : 280° C, 3 seconds.

Recommendable Storage

- 1. Place the panel or module in the temperature 25°C±5℃ and the humidity below 65% RH
- 2. Do not place the module near organics solvents or corrosive gases.
- 3. Do not crush, shake, or jolt the module.