

# Quad-Channel, Digital Isolators, Enhanced System-Level ESD Reliability

**Data Sheet** 

# ADuM3400/ADuM3401/ADuM3402

### **FEATURES**

Enhanced system-level ESD performance per IEC 61000-4-x Low power operation

**5 V operation** 1.4 mA per channel maximum at 0 Mbps to 2 Mbps 4.3 mA per channel maximum at 10 Mbps 34 mA per channel maximum at 90 Mbps **3 V operation** 0.9 mA per channel maximum at 0 Mbps to 2 Mbps 2.4 mA per channel maximum at 10 Mbps 20 mA per channel maximum at 90 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 105°C High data rate: dc to 90 Mbps (NRZ) **Precise timing characteristics** 2 ns maximum pulse width distortion 2 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs **Output enable function** 16-lead SOIC wide body, RoHS-compliant package Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 **CSA Component Acceptance Notice 5A** 

VDE Certificate of Conformity DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 VIORM = 560 V peak

### APPLICATIONS

General-purpose multichannel isolation SPI/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation

### **GENERAL DESCRIPTION**

The ADuM3400/ADuM3401/ADuM3402<sup>1</sup> are 4-channel digital isolators based on the Analog Devices, Inc., *i*Coupler<sup>®</sup> technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

*i*Coupler devices remove the design difficulties commonly associated with optocouplers. Typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these *i*Coupler products. Furthermore, *i*Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. The isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

In comparison to the ADuM1400/ADuM1401/ADuM1402 isolators, the ADuM3400/ADuM3401/ADuM3402 isolators contain various circuit and layout changes to provide increased capability relative to system-level IEC 61000-4-x testing (ESD/ burst/surge). The precise capability in these tests for either set of isolators is strongly determined by the design and layout of the user's board or module. For more information, see the AN-793 Application Note, ESD/Latch-Up Considerations with iCoupler Isolation Products.





Figure 1. ADuM3400 Functional Block Diagram

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

#### Rev. D

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.








Figure 3. ADuM3402 Functional Block Diagram

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2006–2015 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

### FUNCTIONAL BLOCK DIAGRAMS

## TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagrams	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Operation	3
Electrical Characteristics—3 V Operation	6
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V Operation	8
Package Characteristics	12
Regulatory Information	12
Insulation and Safety-Related Specifications	12
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics	13
Recommended Operating Conditions	13

### **REVISION HISTORY**

7/15—Rev. C to Rev. D Changes to Table 5 and Table 612
<b>4/14—Rev. B to Rev. C</b> Changes to Table 5

#### 2/12—Rev. A to Rev. B

Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section 1
Change to PC Board Layout Section

### 6/07—Rev. 0 to Rev. A

Updated VDE Certification Throughout	1
Changes to Features, General Description, Note 1, Figure 1,	
Figure 2, and Figure 3	1
Changes to Regulatory Information Section	. 12
Changes to Table 7 and Figure 4 Caption	. 13
Added Table 10; Renumbered Sequentially	. 14
Added Insulation Lifetime Section	. 22
Inserted Figure 21, Figure 22, and Figure 23	. 22
Changes to Ordering Guide	. 23

#### 3/06—Revision 0: Initial Version

Absolute Maximum Ratings14
ESD Caution14
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Application Information20
PC Board Layout
System-Level ESD Considerations and Enhancements 20
Propagation Delay-Related Parameters
DC Correctness and Magnetic Field Immunity 20
Power Consumption
Insulation Lifetime
Outline Dimensions
Ordering Guide

## **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All voltages are relative to their respective ground. 4.5 V  $\leq$  V<sub>DD1</sub>  $\leq$  5.5 V, 4.5 V  $\leq$  V<sub>DD2</sub>  $\leq$  5.5 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 5 V.

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	DDI (Q)		0.57	0.83	mA	
Output Supply Current per Channel, Quiescent	DDO (Q)		0.29	0.35	mA	
ADuM3400, Total Supply Current, Four Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		2.9	3.5	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)		1.2	1.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
VDD1 Supply Current	IDD1 (10)		9.0	11.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		3.0	5.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		72	100	mA	45 MHz logic signal freq.
VDD2 Supply Current	IDD2 (90)		19	36	mA	45 MHz logic signal freq.
ADuM3401, Total Supply Current, Four Channels <sup>1</sup>						
DC to 2 Mbps						
VDD1 Supply Current	DD1 (Q)		2.5	3.2	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)		1.6	2.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
VDD1 Supply Current	IDD1 (10)		7.4	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (10)		4.4	6.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
VDD1 Supply Current	IDD1 (90)		59	82	mA	45 MHz logic signal freq.
VDD2 Supply Current	I <sub>DD2 (90)</sub>		32	46	mA	45 MHz logic signal freq.
ADuM3402, Total Supply Current, Four Channels <sup>1</sup>						
DC to 2 Mbps						
VDD1 or VDD2 Supply Current	IDD1 (Q), IDD2 (Q)		2.0	2.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
VDD1 or VDD2 Supply Current	IDD1 (10), IDD2 (10)		6.0	7.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
VDD1 or VDD2 Supply Current	I <sub>DD1 (90)</sub> , I <sub>DD2 (90)</sub>		51	62	mA	45 MHz logic signal freq.
For All Models						
Input Currents	Iia, Iib, Iic, Iid, Ie1, Ie2	-10	+0.01	+10	μΑ	$\begin{array}{l} 0 \: V \leq V_{\text{IA}}, \: V_{\text{IB}}, \: V_{\text{IC}}, \: V_{\text{ID}} \leq V_{\text{DD1}} \: or \: V_{\text{DD2}} \\ 0 \: V \leq V_{\text{E1}}, \: V_{\text{E2}} \leq V_{\text{DD1}} \: or \: V_{\text{DD2}} \end{array}$
Logic High Input Threshold	VIH, VEH	2.0			V	
Logic Low Input Threshold	VIL, VEL			0.8	V	
Logic High Output Voltages	VOAH, VOBH,	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	5.0		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
	Voch, Vodh	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	4.8		v	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	v	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	Vocl, Vodl		0.04	0.1	v	$I_{Ox} = 400 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	v	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS	-					
ARW Package						
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>3</sup>		1			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>4</sup>	tphl, tplh	50	65	100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>5</sup>	tрsк			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>6</sup>	tpskcd/od			50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
BRW Package						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>3</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>4</sup>	tphl, tplh	20	32	50	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew⁵	t <sub>PSK</sub>			15	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> pskcd			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup>	<b>t</b> pskod			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
CRW Package						
Minimum Pulse Width <sup>2</sup>	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>3</sup>		90	120		Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>₄</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	18	27	32	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD		0.5	2	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew⁵	tрsк			10	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	t <sub>PSKCD</sub>			2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup>	<b>t</b> pskod			5	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low-to-High Impedance)	tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance-to-High/Low)	tpzh, tpzl		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>7</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM∟	25	35		kV/µs	$V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	
Input Dynamic Supply Current per Channel <sup>8</sup>	IDDI (D)		0.20		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>8</sup>	I <sub>DDO (D)</sub>		0.05		mA/Mbps	

### Data Sheet

## ADuM3400/ADuM3401/ADuM3402

<sup>1</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM3400/ADuM3401/ADuM3402 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>7</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>8</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

<sup>&</sup>lt;sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>lx</sub> signal to the 50% level of the falling edge of the V<sub>lx</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>lx</sub> signal to the 50% level of the rising edge of the V<sub>lx</sub> signal.

<sup>&</sup>lt;sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>&</sup>lt;sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

### **ELECTRICAL CHARACTERISTICS—3 V OPERATION**

All voltages are relative to their respective ground. 2.7 V  $\leq$  V<sub>DD1</sub>  $\leq$  3.6 V, 2.7 V  $\leq$  V<sub>DD2</sub>  $\leq$  3.6 V; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 3.0 V.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	5,		-74	mux		
Input Supply Current per Channel, Quiescent	I <sub>DDI (Q)</sub>		0.31	0.49	mA	
Output Supply Current per Channel, Quescent			0.19	0.27	mA	
ADuM3400, Total Supply Current, Four Channels <sup>1</sup>	IDDO (Q)		0.19	0.27	шл	
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	1		1.6	2.1	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD1 (Q)		0.7	1.2		DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)	DD2 (Q)		0.7	1.2	mA	DC to T MHZ logic signal freq.
			4.0	71		
V <sub>DD1</sub> Supply Current	DD1 (10)		4.8	7.1	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (10)		1.8	2.3	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)			~ 7			
	DD1 (90)		37	54	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (90)		11	15	mA	45 MHz logic signal freq.
ADuM3401, Total Supply Current, Four Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		1.4	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.1	5.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.5	3.3	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
VDD1 Supply Current	IDD1 (90)		31	44	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		17	24	mA	45 MHz logic signal freq.
ADuM3402, Total Supply Current, Four Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	IDD1 (Q), IDD2 (Q)		1.2	1.7	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						5 5 1
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	IDD1 (10), IDD2 (10)		3.3	4.4	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	IDD1 (90), IDD2 (90)		24	39	mA	45 MHz logic signal freq.
For All Models	1001 (30)/ 1002 (30)					
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,	-10	+0.01	+10	μA	$0 V \leq V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID} \leq V_{DD1}$ or $V_{DD2}$ ,
	IID, IE1, IE2				P.7 1	$0 V \le V_{E1}, V_{E2} \le V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	V <sub>IH</sub> , V <sub>EH</sub>	1.6			v	
Logic Low Input Threshold	VIL, VEL			0.4	v	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> ,	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	3.0	••••	v	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
	Voch, Vodh	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$			v	$I_{\text{Ox}} = -4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	v	$I_{\text{Ox}} = 20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxL}}$
Logic Low output voltages	VOAL, VOBL,		0.04	0.1	v	$I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$
	VOCL, VODL		0.2	0.1	v	$I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL}$ $I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL}$
SWITCHING SPECIFICATIONS			0.2	0.7	-	
ARW Package						
Minimum Pulse Width <sup>2</sup>	PW			1000	nc	$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>2</sup> Maximum Data Rate <sup>3</sup>	r'vv	1		1000	ns Mbps	
		1	75	100		$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>4</sup>	tphl, tplh	50	75	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels

### **Data Sheet**

## ADuM3400/ADuM3401/ADuM3402

Pulse Width Distortion, $ t_{u_1} - t_{w_L} ^4$ PWDnsC_i = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>2</sup> trac50nsC_i = 15 pF, CMOS signal levelsChannel-to-Channel Matching <sup>6</sup> traccore50nsC_i = 15 pF, CMOS signal levelsBRW PackageMaximum Data Rate <sup>3</sup> 10nsC_i = 15 pF, CMOS signal levelsPropagation Delay <sup>4</sup> PW100nsC_i = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{u_1} - t_{w_1} ^4$ PWD3nsC_i = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{u_1} - t_{w_1} ^4$ PWD3nsC_i = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>3</sup> trac22nsC_i = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>3</sup> trac22nsC_i = 15 pF, CMOS signal levelsCodirectional Channels <sup>6</sup> tracco3nsC_i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup> tracco6nsC_i = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Channel-to-Channel Matching, Change vs. Temperaturetrac, true203445nsC_i = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>3</sup> trac, true3nsC_i = 15 pF, CMOS signal levels203445nsC_i = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>3</sup> trac, true3nsC_i = 15 pF, CMOS signal levels203445nsC_i = 15 pF, CMOS signal levelsPropagation	Deverseter	Cumhal	<b>NA:</b>	<b>T</b>	Max	11	Test Canditions
Propagation Delay Skew3tex50nsC <sub>i</sub> = 15 pF, CMOS signal levelsBRW Package10nsC <sub>i</sub> = 15 pF, CMOS signal levelsMinimum Pulse Width2PW100nsC <sub>i</sub> = 15 pF, CMOS signal levelsMaximum Data Rate210mkpsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delay4tmt, trut203850nsC <sub>i</sub> = 15 pF, CMOS signal levelsPulse Width Distortion, [texi - true]4PWD3nsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delay Skew3texic22nsC <sub>i</sub> = 15 pF, CMOS signal levelsChange vs. Temperaturetexico3nsC <sub>i</sub> = 15 pF, CMOS signal levelsCodirectional Channels5texico3nsC <sub>i</sub> = 15 pF, CMOS signal levelsChannel-to-Channel Matching, topposing-Directional Channels6texico3nsC <sub>i</sub> = 15 pF, CMOS signal levelsCHW Packageissue6nsC <sub>i</sub> = 15 pF, CMOS signal levelsMinimum Pulse Width2PW8.311.1nsC <sub>i</sub> = 15 pF, CMOS signal levelsPulse Width Distortion, [texi - true]4PWD0.52nsC <sub>i</sub> = 15 pF, CMOS signal levelsPulse Width Distortion, [texi - true]4PWD0.52nsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delay Skew3texic, texic16nsC <sub>i</sub> = 15 pF, CMOS signal levelsChannel+to-Channel Matching, Codirectional Channels6texic, texic16nsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delay Skew3<	Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	· · ·					-	
BRW PackagePW10nsCL = 15 pF, CMOS signal levels CL = 15 pF, CMOS						-	
Minimum Pulse Width?PW100nsCL = 15 pF, CMOS signal levels C = 15 pF, CMOS signal levels P PW PMDPW8.3 PM PMPWCL = 15 pF, CMOS signal levels C = 15 pF, CMOS signal levels C = 15 pF, CMOS signal levels C = 15 pF, CMOS signal levels PMDPW8.3 PM	5	tpskcd/od			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>3</sup> 10MapsC = 15 pf, CMOS signal levelsPropagation Delay'treat, trut203850nsC = 15 pf, CMOS signal levelsPulse Width Distortion, $ trut - treat ^4$ PWD3nsC = 15 pf, CMOS signal levelsPropagation Delay Skew <sup>5</sup> tresx22nsC = 15 pf, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels'stresx22nsC = 15 pf, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels'stresco3nsC = 15 pf, CMOS signal levelsCRW PackageFree90120MbpsC = 15 pf, CMOS signal levelsMaximum Data Rate <sup>3</sup> 90120MbpsC = 15 pf, CMOS signal levelsPulse Width Distortion, $ trut - treat ^4$ PWD0.52nsC = 15 pf, CMOS signal levelsPulse Width Distortion, $ trut - treat ^4$ PWD0.52nsC = 15 pf, CMOS signal levelsPropagation Delay'treax16nsC = 15 pf, CMOS signal levelscolinevelsPropagation Delay Skew <sup>5</sup> treax16nsC = 15 pf, CMOS signal levelsChannel-to-Channel Matching, Channel-to-Channel Matching, Channel-to-Chann							
Propagation Delay4true, true203850nsC = 15 pF, CMOS signal levelsPulse Width Distortion, [true - true]4PWD3nsC = 15 pF, CMOS signal levelsPropagation Delay Skew4tesc2nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6tesc3nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels6tesc3nsC = 15 pF, CMOS signal levelsCRW Packageftesco6nsC = 15 pF, CMOS signal levelsMinimum Pulse Width2PW8.311.1nsC = 15 pF, CMOS signal levelsPropagation Delay4tesco90120MbpsC = 15 pF, CMOS signal levelsPropagation Delay4tesu, true203445nsC = 15 pF, CMOS signal levelsPropagation Delay4tesu, true203445nsC = 15 pF, CMOS signal levelsPropagation Delay4tesu, true203445nsC = 15 pF, CMOS signal levelsPropagation Delay5tesu3nsC = 15 pF, CMOS signal levelsnsC = 15 pF, CMOS signal levelsPropagation Delay Skew5tesu16nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6tesu2nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, (High/Low-to-High Impedance)tesu, true, true68nsC = 15 pF, CMOS signal levels<		PW			100	-	
Pulse Width Distortion, $ t_{VLH} - t_{PNL} ^4$ PWD3ns $C_L = 15 \ pF, CMOS \ signal levels$ Change vs. Temperaturetssc22ns $C_L = 15 \ pF, CMOS \ signal levels$ Propagation Delay Skew <sup>3</sup> tssc3ns $C_L = 15 \ pF, CMOS \ signal levels$ Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup> tssco6ns $C_L = 15 \ pF, CMOS \ signal levels$ CRW Packageminimum Pulse Width <sup>2</sup> PW8.311.1ns $C_L = 15 \ pF, CMOS \ signal levels$ Maximum Data Rate <sup>3</sup> 90120Mbps $C_L = 15 \ pF, CMOS \ signal levels$ Propagation DelaytpsL_v trut203445ns $C_L = 15 \ pF, CMOS \ signal levels$ Pulse Width Distortion, $ t_{VL} - t_{PNL} ^4$ PWD0.52ns $C_L = 15 \ pF, CMOS \ signal levels$ Pulse Width Distortion, $ t_{VL} - t_{PNL} ^4$ PWD0.52ns $C_L = 15 \ pF, CMOS \ signal levels$ Propagation Delay 4tssco2ns $C_L = 15 \ pF, CMOS \ signal levels$ Propagation Delay 5tssco2ns $C_L = 15 \ pF, CMOS \ signal levels$ Channel-to-Channel Matching, Codirectional Channels <sup>6</sup> tssco2ns $C_L = 15 \ pF, CMOS \ signal levels$ Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup> tssco2ns $C_L = 15 \ pF, CMOS \ signal levels$ Channel-to-Channel Matching, (High/Low-to-High Impedance)tssco5ns $C_L = 15 \ pF, CMOS \ signal levels$ Output Disable Propagation Delay							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		tphl, tplh	20	38		ns	
Propagation Delay Skew^5trsk22nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels*tesxop6nsCL = 15 pF, CMOS signal levelsCRW Packagefesxop6nsCL = 15 pF, CMOS signal levelsMinimum Pulse Width?PW8.311.1nsCL = 15 pF, CMOS signal levelsPropagation Delay4PW8.311.1nsCL = 15 pF, CMOS signal levelsPulse Width Distortion, [teu+ = teuL]4PWD0.52nsCL = 15 pF, CMOS signal levelsPropagation Delay5tesxop3ps/°CCL = 15 pF, CMOS signal levelsPropagation Delay4teuL203445nsCL = 15 pF, CMOS signal levelsPropagation Delay5tesxop2nsCL = 15 pF, CMOS signal levelsPropagation Delay5tesxop2nsCL = 15 pF, CMOS signal levelsPropagation Delay Skew5tesxop2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels6tesxop2nsCL = 15 pF, CMOS signal levelsFor All Modelstesxop5nsCL = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low-to-High Impedance)testy, tezu68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 00%) at Logic High Output7tezty, tezu68nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output7[CM_I]	· · ·	PWD			3	-	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5			5		ps/°C	
Codirectional Channels Channel-to-Channel Matching, Opposing-Directional Channelstessoo6ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ CRW Package Minimum Pulse Width <sup>2</sup> Maximum Data Rate <sup>3</sup> PW8.311.1ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Maximum Data Rate <sup>3</sup> Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ 90120Mbps $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD0.52ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay Vidth Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD0.52ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Propagation Delay Skew <sup>5</sup> t <sub>PSK</sub> 16ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ $p_{S/CC}$ $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Channel-to-Channel Matching, Opposing-Directional Channelst <sub>PSKOD</sub> 2ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Disable Propagation Delay (High/Low-to-High/Impedance)t <sub>PHZ</sub> , t <sub>PLH</sub> 68ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Output Enable Propagation Delay (High impedance-to-High/Low)t <sub>PHZ</sub> , t <sub>PLH</sub> 68ns $C_L = 15 \text{ pF}, CMOS \text{ signal levels}$ Common-Mode Transient Immunity at Logic High Output <sup>2</sup> [CML]2535kV/(µs $V_{N_{er} = 0x_{OV}, V_{oras} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output <sup>2</sup> [CML]2535kV/(µs $V_{N_{er} = 0x_{OV}, V_{oras} =$	Propagation Delay Skew <sup>5</sup>	tрsк			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Opposing-Directional Channels6 CRW PackagePW8.311.1ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}Maximum Data Rate3Maximum Data Rate390120MbpsC_L = 15 \text{ pF}, \text{CMOS signal levels}ropagation Delay4tPHL, tPLH203445nsC_L = 15 \text{ pF}, \text{CMOS signal levels}ropagation Delay5Pulse Width Distortion,  tPLH - tPHL ^4PWD0.52nsC_L = 15 \text{ pF}, \text{CMOS signal levels}ropagation Delay Skew5Change vs. TemperaturetPskcD2nsC_L = 15 \text{ pF}, \text{CMOS signal levels}ropagation Delay Skew5Channel-to-Channel Matching,Codirectional Channels6tPskcD2nsC_L = 15 \text{ pF}, \text{CMOS signal levels}ropagation DelayChannel-to-Channel Matching,Opposing-Directional Channels6tPskcD5nsC_L = 15 \text{ pF}, \text{CMOS signal levels}ropagation DelayOutput Disable Propagation Delay(High/Low-to-High Impedance)tPHz, tPLH68nsC_L = 15 \text{ pF}, \text{CMOS signal levels}ropagation DelayOutput Enable Propagation Delay(High Impedance-to-High/Low)tPHz, tP2L68nsC_L = 15 \text{ pF}, \text{CMOS signal levels}ransient magnitude = 800 VOutput Rise/Fall Time (10% to 90%)at Logic Low Output7[CMH]2535kV/µsVR = 00, Vcos = 1000 V,transient magnitude = 800 VCommon-Mode Transient Immunityat Logic Low Output7[CML]2535kV/µsVR = 00, Vcos = 1000 V,transient magnitude = 800 VRefresh RateInput Dynamic Supply Current per Channel8fr$		<b>t</b> pskcd			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width2PW8.311.1ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Maximum Data Rate390120Mbps $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Propagation Delay4tPHL, tPLH203445ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Pulse Width Distortion, $ tPLH - tPHL ^4$ PWD0.52ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Propagation Delay Skew5trsk16ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Channel-to-Channel Matching, Codirectional Channels6trsk16ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Output Disable Propagation Delay (High/Low-to-High Impedance)trsktskop5ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Output Tisable Propagation Delay (High Impedance-to-High/Low)trszt, trzL68ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ Output Rise/Fall Time (10% to 90%) a t Logic Low Output7trs/tr235kV/µs $V_{hc} = V_{000}/V_{002}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity a t Logic Low Output7fr1.1Mbps $V_{hc} = 0.100 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel8fr1.11Mbps $W_{M} = 0.00 V,$ transient magnitude = 800 V		<b>t</b> pskod			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate³90120Mbps $C_L = 15 \text{ pf}$ , CMOS signal levelsPropagation Delay4 $t_{PHL}$ , $t_{PLH}$ 203445ns $C_L = 15 \text{ pf}$ , CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD0.52ns $C_L = 15 \text{ pf}$ , CMOS signal levelsPropagation Delay Skew5 $t_{PSK}$ 16ns $C_L = 15 \text{ pf}$ , CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6 $t_{PSKCD}$ 2ns $C_L = 15 \text{ pf}$ , CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels6 $t_{PSKCD}$ 5ns $C_L = 15 \text{ pf}$ , CMOS signal levelsOutput Disable Propagation Delay (High/Low-to-High Impedance) $t_{PHZ}$ , $t_{PZH}$ 68ns $C_L = 15 \text{ pf}$ , CMOS signal levelsOutput Rise/Fall Time (10% to 90%) at Logic High Output7 $t_{PZH}$ , $t_{PZL}$ 68ns $C_L = 15 \text{ pf}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output7 $[CM_L]$ 2535 $kV/\mu s$ $V_{hx} = V_{DD1}/V_{DO2}$ , $V_{CM} = 1000 V_r$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>6</sup> $f_r$ 1.1Mbps $kV/\mu s$ $V_{hx} = 0, V_{CM} = 800 V$	CRW Package						
Propagation Delay <sup>4</sup> $t_{PHL, tr_{LH}}$ 203445nsCL = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ PWD0.52nsCL = 15 pF, CMOS signal levelsChange vs. TemperatureTPSK16nsCL = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>5</sup> t <sub>PSK</sub> 16nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels <sup>6</sup> t <sub>PSKCD</sub> 2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup> t <sub>PSKOD</sub> 5nsCL = 15 pF, CMOS signal levelsFor All Modelst <sub>PSKOD</sub> 5nsCL = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low-to-High Impedance)t <sub>PHL</sub> , t <sub>PLL</sub> 68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) at Logic High Output <sup>7</sup> t <sub>R</sub> /t <sub>F</sub> 3nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output <sup>7</sup> [CML]2535kV/µsV <sub>Ix</sub> = Vop1/Vop2, Vcm = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>8</sup> fr1.1MbpsNa/Mbps	Minimum Pulse Width <sup>2</sup>	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$ Change vs. TemperaturePWD0.52nsCL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6t <sub>PSKCD</sub> 5nsCL = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low-to-High Impedance)t <sub>PHZ</sub> , t <sub>PLH</sub> 68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance-to-High/Low)t <sub>PHZ</sub> , t <sub>PLL</sub> 68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) at Logic High Output7t <sub>R</sub> /tF3nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output7[CML]2535kV/µsV <sub>Ix</sub> = 0V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>8</sup> fr1.1MbpsMps	Maximum Data Rate <sup>3</sup>		90	120		Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature Propagation Delay Skew5 $t_{PSK}$ tresk3 $ps/°C$ c. $L = 15 pF, CMOS signal levelsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching,Copposing-Directional Channels6t_{PSKOD}5nsC_L = 15 pF, CMOS signal levelsFor All Models0utput Disable Propagation Delay(High/Low-to-High Impedance)t_{PHZ}, t_{PLH}68nsC_L = 15 pF, CMOS signal levelsOutput Enable Propagation Delay(High Impedance-to-High/Low)t_{PZH}, t_{PZL}68nsC_L = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)at Logic High Output?t_R/t_F3nsC_L = 15 pF, CMOS signal levelsCommon-Mode Transient Immunityat Logic Low Output?[CM_H]2535kV/\mu sV_{ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,transient magnitude = 800 VRefresh RateInput Dynamic Supply Current per Channel8f_r1.1MbpsInput Dynamic Supply Current per Channel8f_r1.1Mbps$	Propagation Delay <sup>4</sup>	tphl, tplh	20	34	45	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew5tPSK16nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels6tPSKCD2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels6tPSKCD5nsCL = 15 pF, CMOS signal levelsFor All ModelstPHZ, tPLH68nsCL = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low-to-High/Low)tPHZ, tPLH68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) a Logic High Output7tP/LF, tPZL68nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output7[CMH]2535kV/µsVix = VpDi/VDD2, VCM = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7[CML]2535kV/µsVix = 0 V, Vcm = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel8fr1.1Mbps mA/MbpsNsVix = 0 V, Vcm = 1000 V, transient magnitude = 800 V	Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD		0.5	2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels6 $t_{PSKCD}$ 2ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels6 $t_{PSKCD}$ 5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsFor All Models5ns $C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Disable Propagation Delay (High/Low-to-High Impedance) $t_{PHZ}$ , $t_{PLL}$ 68ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Enable Propagation Delay (High Impedance-to-High/Low) $t_{PZH}$ , $t_{PZL}$ 68ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Rise/Fall Time (10% to 90%) at Logic High Output7 $t_R/t_F$ 3ns $C_L = 15 \text{ pF}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{Ix} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000 V$ , transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel8 $f_r$ 1.1MbpsNumber Dynamic Supply Current per Channel8 $I_{DD1(D)}$ 0.10mA/Mbps	Change vs. Temperature			3		ps/°C	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
$ \begin{array}{c c} Codirectional Channels^{6} & \\ Channel-to-Channel Matching, \\ Opposing-Directional Channels^{6} & \\ For All Models & \\ \end{array} \begin{array}{c c} t_{PSKOD} & & 5 & ns & \\ c_{L} = 15 \ pF, CMOS \ signal \ levels & \\ c_{L} = 15 \ pF, CMOS \ signal \ le$	Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			16	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Opposing-Directional Channels <sup>6</sup> For All Models $t_{PHZ}$ , $t_{PLH}$ $G$ $B$ $ns$ $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Disable Propagation Delay (High/Low-to-High Impedance) $t_{PHZ}$ , $t_{PZL}$ $G$ $B$ $ns$ $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Enable Propagation Delay (High Impedance-to-High/Low) $t_{PZH}$ , $t_{PZL}$ $G$ $B$ $ns$ $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Rise/Fall Time (10% to 90%) $t_R/t_F$ $3$ $ns$ $C_L = 15 \text{ pF}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output <sup>7</sup> $ CM_H $ $25$ $35$ $kV/\mu s$ $V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = $800 V$ Common-Mode Transient Immunity at Logic Low Output <sup>7</sup> $ CM_L $ $25$ $35$ $kV/\mu s$ $V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = $800 V$ Refresh Rate Input Dynamic Supply Current per Channel <sup>8</sup> $I_{DD1(D)}$ $0.10$ $mA/Mbps$		<b>t</b> PSKCD			2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Disable Propagation Delay (High/Low-to-High Impedance)tPHZ, tPLH68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance-to-High/Low)tPZH, tPZL68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)tR/tF3nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output7[CMH]2535kV/µsVIx = V_{DD1}/V_{DD2}, V_{CM} = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7[CML]2535kV/µsVIx = 0 V, V_{CM} = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>8</sup> fr1.1MbpsMbps		<b>t</b> pskod			5	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
(High/Low-to-High Impedance)tOutput Enable Propagation Delay (High Impedance-to-High/Low)tOutput Rise/Fall Time (10% to 90%)tCommon-Mode Transient Immunity at Logic High Output7[CMH]2535kV/µsCommon-Mode Transient Immunity at Logic Low Output7[CML]2535kV/µsRefresh Rate Input Dynamic Supply Current per Channel8frInput Dynamic Supply Current per Channel8IDDI (D)	For All Models						
(High Impedance-to-High/Low) Output Rise/Fall Time (10% to 90%) $t_R/t_F$ 3ns $C_L = 15 \text{ pF}, \text{CMOS signal levels}$ $V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Liow Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7 $ CM_L $ 2535 $kV/\mu s$ $V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>8</sup> $f_r$ 1.1Mbps $DDI (D)$ 0.10mA/Mbps $M$		tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Common-Mode Transient Immunity at Logic High Output7ICMH2535kV/µsVIx = VDD1/VDD2, VCM = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7ICML2535kV/µsVIx = 0 V, VCM = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel8fr1.1MbpsMbps		tpzh, tpzl		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
at Logic High Output7ICML2535transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output7ICML2535kV/µsVIx = 0 V, VCM = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel8fr1.1MbpsMbps	Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3		ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
at Logic Low Output7Image: Comparison of the second se		CM <sub>H</sub>	25	35		kV/μs	
Input Dynamic Supply Current per Channel <sup>8</sup> I <sub>DDI (D)</sub> 0.10 mA/Mbps		CM∟	25	35		kV/μs	
	Refresh Rate	fr		1.1		Mbps	
	Input Dynamic Supply Current per Channel <sup>8</sup>	I <sub>DDI (D)</sub>		0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>8</sup>   I <sub>DD0 (D)</sub> 0.03 mA/Mbps	Output Dynamic Supply Current per Channel <sup>8</sup>	DDO (D)		0.03		mA/Mbps	

<sup>1</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM3400/ADuM3401/ADuM3402 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{4}$  te<sub>HL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>kk</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>ikk</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{7}$  CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>8</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

### ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION

All voltages are relative to their respective ground. 5 V/3 V operation:  $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ ; 3 V/5 V operation:  $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{DD1} = 3.0 \text{ V}$ ,  $V_{DD2} = 5 \text{ V}$  or  $V_{DD1} = 5 \text{ V}$ ,  $V_{DD2} = 3.0 \text{ V}$ .

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	IDDI (Q)					
5 V/3 V Operation			0.57	0.83	mA	
3 V/5 V Operation			0.31	0.49	mA	
Output Supply Current per Channel, Quiescent	IDDO (Q)					
5 V/3 V Operation			0.29	0.27	mA	
3 V/5 V Operation			0.19	0.35	mA	
ADuM3400, Total Supply Current, Four Channels <sup>1</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)					
5 V/3 V Operation			2.9	3.5	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.6	2.1	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)					5 5 1
5 V/3 V Operation			0.7	1.2	mA	DC to 1 MHz logic signal freq
3 V/5 V Operation			1.2	1.9	mA	DC to 1 MHz logic signal freq
10 Mbps (BRW and CRW Grades Only)						5 5 1
V <sub>DD1</sub> Supply Current	IDD1 (10)					
5 V/3 V Operation			9.0	11.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.8	7.1	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (10)					
5 V/3 V Operation			1.8	2.3	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.0	5.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						5 5 1
V <sub>DD1</sub> Supply Current	IDD1 (90)					
5 V/3 V Operation			72	100	mA	45 MHz logic signal freq.
3 V/5 V Operation			37	54	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (90)					5 5 1
5 V/3 V Operation			11	15	mA	45 MHz logic signal freq.
3 V/5 V Operation			19	36	mA	45 MHz logic signal freq.
ADuM3401, Total Supply Current, Four Channels <sup>1</sup>						······································
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)					
5 V/3 V Operation			2.5	3.2	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.4	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.9	1.5	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.6	2.4	mA	DC to 1 MHz logic signal freq
10 Mbps (BRW and CRW Grades Only)						
$V_{DD1}$ Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation			7.4	10.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.1	5.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (10)					
5 V/3 V Operation	(,		2.5	3.3	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.4	6.5	mA	5 MHz logic signal freq.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
90 Mbps (CRW Grade Only)	-					
V <sub>DD1</sub> Supply Current	DD1 (90)					
5 V/3 V Operation			59	82	mA	45 MHz logic signal freq.
3 V/5 V Operation			31	44	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (90)					
5 V/3 V Operation	()		17	24	mA	45 MHz logic signal freq.
3 V/5 V Operation			32	46	mA	45 MHz logic signal freq.
ADuM3402, Total Supply Current, Four Channels <sup>1</sup>						······································
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	DD1 (Q)					
5 V/3 V Operation	1001(0)		2.0	2.8	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.2	1.7	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)					be to riving logic signal neq.
5 V/3 V Operation	1002 (Q)		1.2	1.7	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			2.0	2.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)			2.0	2.0	110.	De to T with logic signativeq.
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation	UDT (10)		6.0	7.5	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.3	7.5 4.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (10)		5.5	т.т	шл	5 miliz logic signal neq.
5 V/3 V Operation	IDD2 (10)		3.3	4.4	mA	5 MHz logic signal freq.
3 V/5 V Operation			5.5 6.0	7.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)			0.0	7.5	ША	5 MHz logic signal fied.
	1					
V <sub>DD1</sub> Supply Current	DD1 (90)		46	62	mA	45 MHz logic signal frog
5 V/3 V Operation			40 24	62 39	mA	45 MHz logic signal freq.
3 V/5 V Operation			24	29	ma	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (90)		24	20		
5 V/3 V Operation			24	39 62	mA	45 MHz logic signal freq.
3 V/5 V Operation			46	62	mA	45 MHz logic signal freq.
For All Models		10	. 0. 01	. 10		
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , I <sub>ID</sub> , I <sub>E1</sub> , I <sub>E2</sub>	-10	+0.01	+10	μA	$\begin{array}{l} 0 \ V \leq V_{IA_{7}}V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \ or \ V_{DD2} \\ 0 \ V \leq V_{E1}, V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$
Logic High Input Threshold	VIH, VEH					
5 V/3 V Operation	VIH, VEH	2.0			v	
3 V/5 V Operation		1.6			v	
-	$V_{\text{IL}}, V_{\text{EL}}$	1.0			v	
Logic Low Input Threshold 5 V/3 V Operation	VIL, VEL			0.0	V	
•				0.8 0.4	V V	
3 V/5 V Operation	V V	$(1 - \alpha x)(-)$	$(1 - \pi)(1)$	0.4		
Logic High Output Voltages	Voah, Vobh,	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	(VDD1 Or VDD2)		V	$I_{0x} = -20 \ \mu A$ , $V_{1x} = V_{1xH}$
	Vocu Vodu		(V <sub>DD1</sub> or V <sub>DD2</sub> ) -		v	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
	VOCH, VODH	0.4	0.2		v	
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	v	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	V <sub>OCL</sub> , V <sub>ODL</sub>		0.04	0.1	V	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
	1000, 1000		0.2	0.4	v	$I_{\text{Ox}} = 4 \text{ mA}, V_{\text{Ix}} = V_{\text{IxL}}$
SWITCHING SPECIFICATIONS			0.2	•••	-	
ARW Package						
Minimum Pulse Width <sup>2</sup>	PW			1000	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>3</sup>		1			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>4</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	70	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD			40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			40 50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>6</sup>				50 50		$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
	tpskcd/od	1		20	ns	$c_L = 15  \text{pr}$ , CiviOs signal levels

arameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
BRW Package	-					
Minimum Pulse Width <sup>2</sup>	PW			100	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>3</sup>		10			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>₄</sup>	tphl, tplh	15	35	50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion,  tplh – tphl 4	PWD			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>5</sup>	t <sub>PSK</sub>			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> pskcd			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup>	<b>t</b> pskod			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
CRW Package						
Minimum Pulse Width <sup>2</sup>	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>3</sup>		90	120		Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>4</sup>	tphl, tplh	20	30	40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^4$	PWD		0.5	2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>5</sup>	<b>t</b> PSK			14	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>6</sup>	<b>t</b> pskcd			2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>6</sup>	t <sub>pskod</sub>			5	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low-to-High Impedance)	tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance-to-High/Low)	tpzн, tpzl		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>f</sub>					$C_L = 15 \text{ pF}$ , CMOS signal levels
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity at Logic High Output <sup>7</sup>	CM⊦	25	35		kV/μs	$V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>7</sup>	CM⊾	25	35		kV/μs	$V_{Ix} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	fr					
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>8</sup>	IDDI (D)					
5 V/3 V Operation			0.20		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>8</sup>	IDDO (D)	1				
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation		1	0.05		mA/Mbps	

### Data Sheet

## ADuM3400/ADuM3401/ADuM3402

<sup>1</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM3400/ADuM3401/ADuM3402 channel configurations.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>3</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

<sup>8</sup> Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

<sup>&</sup>lt;sup>4</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>&</sup>lt;sup>6</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

### **PACKAGE CHARACTERISTICS**

#### Table 4.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	stance (Input-to-Output) <sup>1</sup> R <sub>I-O</sub>				Ω	
Capacitance (Input-to-Output) <sup>1</sup>	CI-O		2.2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		рF	
IC Junction-to-Case Thermal Resistance, Side 1			33		°C/W	Thermocouple located at
IC Junction-to-Case Thermal Resistance, Side 2	θιςο		28		°C/W	center of package underside

<sup>1</sup> Device considered a 2-terminal device; Pin 1 to Pin 8 are shorted together and Pin 9 to Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

### **REGULATORY INFORMATION**

The ADuM3400/ADuM3401/ADuM3402 are approved by the organizations listed in Table 5. Refer to Table 10 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 5.

UL	CSA	CQC	VDE
Recognized Under 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Approved under CQC11-471543-2012	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup>
Single Protection, 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms (1131 V peak) maximum working voltage	Basic insulation per GB4943.1-2011 400 V rms (588 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 meters	Reinforced insulation, 560 V peak
	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage		
File E214100	File 205078	File CQC14001117249	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM3400/ADuM3401/ADuM3402 is proof tested by applying an insulation test voltage  $\geq$  3000 V rms for 1 sec (current leakage detection limit = 5  $\mu$ A).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM3400/ADuM3401/ADuM3402 is proof tested by applying an insulation test voltage ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

### INSULATION AND SAFETY-RELATED SPECIFICATIONS


Та	able	e 6.


Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.7 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8.1 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The \* marking on packages denotes DIN V VDE V 0884-10 approval.

Table 7.				
Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V <sub>PR</sub>	1050	V peak
Input-to-Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC	Vpr		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	V <sub>TR</sub>	4000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Case Temperature		Ts	150	°C
Side 1 Current		I <sub>S1</sub>	265	mA
Side 2 Current		I <sub>S2</sub>	335	mA
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω





### **RECOMMENDED OPERATING CONDITIONS**

#### Table 8.

Parameter	Rating
Operating Temperature Range (T <sub>A</sub> )	-40°C to +105°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1</sup>	2.7 V to 5.5 V
Input Signal Rise and Fall Times	1.0 ms

<sup>1</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

## **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 9.

Parameter	Rating
Storage Temperature Range (T <sub>ST</sub> )	−65°C to +150°C
Ambient Operating Temperature Range (T <sub>A</sub> )	–40°C to +105°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1</sup>	–0.5 V to +7.0 V
Input Voltage ( $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID}$ , $V_{E1}$ , $V_{E2}$ ) <sup>1, 2</sup>	-0.5 V to V <sub>DD1</sub> + 0.5 V
Output Voltage (Voa, Vob, Voc, Vod) <sup>1, 2</sup>	-0.5 V to V <sub>DDO</sub> + 0.5 V
Average Output Current per Pin <sup>3</sup>	
Side 1 (I <sub>01</sub> )	–18 mA to +18 mA
Side 2 (I <sub>02</sub> )	-22 mA to +22 mA
Common-Mode Transients $(CM_H, CM_L)^4$	–100 kV/μs to +100 kV/μs
	+100 κν/μs

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

<sup>3</sup> See Figure 4 for maximum rated current values for various temperatures.
<sup>4</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings can cause latch-up or permanent damage.

#### Table 10. Maximum Continuous Working Voltage<sup>1</sup>

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.


#### Table 11. Truth Table (Positive Logic)

V <sub>lx</sub> Input <sup>1</sup>	V <sub>Ex</sub> Input <sup>2</sup>	V <sub>DDI</sub> State <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>	Vox Output <sup>1</sup>	Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
х	L	Powered	Powered	Z	
х	H or NC	Unpowered	Powered	н	Outputs return to the input state within 1 $\mu$ s of V <sub>DDI</sub> power restoration.
х	L	Unpowered	Powered	Z	
х	x	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 $\mu$ s of V <sub>DDO</sub> power restoration if V <sub>Ex</sub> state is H or NC. Outputs return to high impedance state within 8 ns of V <sub>DDO</sub> power restoration if V <sub>Ex</sub> state is L.

<sup>1</sup> V<sub>k</sub> and V<sub>0x</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>Ex</sub> refers to the output enable signal on the same side as the V<sub>0x</sub> outputs. V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of the given channel, respectively.

<sup>2</sup> In noisy environments, connecting  $V_{Ex}$  to an external logic high or low is recommended.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND\_1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND\_2 IS RECOMMENDED. IN NOISY ENVIRONMENTS, CONNECTING OUTPUT ENABLES (PIN 7 FOR ADUM3401/ADUM3402 AND PIN 10 FOR ALL MODELS) TO AN EXTERNAL LOGIC HIGH OR LOW IS RECOMMENDED.

Figure 5. ADuM3400 Pin Configuration

#### Table 12. ADuM3400 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2, 8	GND1	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	VIC	Logic Input C.
6	VID	Logic Input D.
7	NC	No Connect.
9, 15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.
11	VOD	Logic Output D.
12	Voc	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	V <sub>OA</sub>	Logic Output A.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.




\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND<sub>1</sub> IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND<sub>2</sub> IS RECOMMENDED. IN NOISY ENVIRONMENTS, CONNECTING OUTPUT ENABLES (PIN 7 FOR ADUM3401/ADUM3402 AND PIN 10 FOR ALL MODELS) TO AN EXTERNAL LOGIC HIGH OR LOW IS RECOMMENDED.

Figure 6. ADuM3401 Pin Configuration

#### Table 13. ADuM3401 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2, 8	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	V <sub>IC</sub>	Logic Input C.
6	Vod	Logic Output D.
7	V <sub>E1</sub>	Output Enable 1. Active high logic input. $V_{OD}$ output is enabled when $V_{E1}$ is high or disconnected. $V_{OD}$ is disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is recommended.
9, 15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.
11	V <sub>ID</sub>	Logic Input D.
12	Voc	Logic Output C.
13	V <sub>OB</sub>	Logic Output B.
14	VOA	Logic Output A.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.



\*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND\_1 IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED AND CONNECTING BOTH TO GND\_2 IS RECOMMENDED. IN NOISY ENVIRONMENTS, CONNECTING OUTPUT ENABLES (PIN 7 FOR ADLM3401/ADLM3402 AND PIN 10 FOR ALL MODELS) TO AN EXTERNAL LOGIC HIGH OR LOW IS RECOMMENDED.

Figure 7. ADuM3402 Pin Configuration

### Table 14. ADuM3402 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2, 8	GND1	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Voc	Logic Output C.
6	Vod	Logic Output D.
7	V <sub>E1</sub>	Output Enable 1. Active high logic input. $V_{OC}$ and $V_{OD}$ outputs are enabled when $V_{E1}$ is high or disconnected. $V_{OC}$ and $V_{OD}$ outputs are disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is recommended.
9, 15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ and $V_{OB}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ and $V_{OB}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.
11	VID	Logic Input D.
12	VIC	Logic Input C.
13	V <sub>OB</sub>	Logic Output B.
14	Voa	Logic Output A.
16	$V_{\text{DD2}}$	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 8. Typical Input Supply Current per Channel vs. Data Rate (No Load)




Figure 9. Typical Output Supply Current per Channel vs. Data Rate (No Load)




Figure 10. Typical Output Supply Current per Channel vs. Data Rate (15 pF Output Load)




Figure 11. Typical ADuM3400 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM3400 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM3401 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation

## **Data Sheet**




Figure 14. Typical ADuM3401 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM3402 V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation

## ADuM3400/ADuM3401/ADuM3402




Figure 16. Propagation Delay vs. Temperature, C Grade

## APPLICATION INFORMATION PC BOARD LAYOUT

The ADuM3400/ADuM3401/ADuM3402 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for V<sub>DD1</sub> and between Pin 15 and Pin 16 for V<sub>DD2</sub>. The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 2 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless the ground pair on each package side is connected close to the package.




Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

# SYSTEM-LEVEL ESD CONSIDERATIONS AND ENHANCEMENTS


System-level ESD reliability (for example, per IEC 61000-4-x) is highly dependent on system design, which varies widely by application. The ADuM3400/ADuM3401/ADuM3402 incorporate many enhancements to make ESD reliability less dependent on system design. The enhancements include:

- ESD protection cells added to all input/output interfaces.
- Key metal trace resistances reduced using wider geometry and paralleling of lines with vias.
- The SCR effect inherent in CMOS devices minimized by use of guarding and isolation technique between PMOS and NMOS devices.
- Areas of high electric field concentration eliminated using 45° corners on metal traces.
- Supply pin overvoltage prevented with larger ESD clamps between each supply pin and its respective ground.

While the ADuM3400/ADuM3401/ADuM3402 improve systemlevel ESD reliability, they are no substitute for a robust systemlevel design. See the AN-793 Application Note, *ESD/Latch-Up Considerations with iCoupler Isolation Products* for detailed recommendations on board layout and system-level design.

### **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM3400/ADuM3401/ADuM3402 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM3400/ADuM3401/ ADuM3402 components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 11) by the watchdog timer circuit.

The limitation on the magnetic field immunity of the ADuM3400/ ADuM3401/ADuM3402 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3400/ADuM3401/ ADuM3402 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-d\beta/dt) \sum \prod r_n^2; N = 1, 2, ..., N$ 


where:

 $\beta$  is magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).


Given the geometry of the receiving coil in the ADuM3400/ ADuM3401/ADuM3402 and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.





For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil, which is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM3400/ADuM3401/ADuM3402 transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM3400/ ADuM3401/ADuM3402 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM3400/ADuM3401/ADuM3402 to affect the operation of the component.





Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM3400/ ADuM3401/ADuM3402 isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$I_{DDI} = I_{DDI(Q)}$	$f \le 0.5 f_r$
$\mathbf{I}_{DDI} = \mathbf{I}_{DDI}(Q)$	$J \leq 0.3 J_r$

$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$	$f > 0.5 f_r$
---	---------------

For each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO(Q)} & f \leq 0.5 \, f_r \\ I_{DDO} &= (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)} \\ f > 0.5 \, f_r \end{split}$$

#### where:

*I*<sub>DDI (D)</sub>, *I*<sub>DDO (D)</sub> are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $I_{DD1}$  and  $I_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 8 provides the per-channel input supply current as a function of the data rate. Figure 9 and Figure 10 provide the per-channel supply output current as a function of the data rate for an unloaded output condition and for a 15 pF output condition, respectively. Figure 11 through Figure 15 provide the total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of the data rate for the ADuM3400/ADuM3401/ADuM3402 channel configurations.

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3400/ ADuM3401/ADuM3402.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Figure 21 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM3400/ADuM3401/

ADuM3402 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the recommended maximum working voltage of Analog Devices. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 10.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.






ATED PEAK VOLTAGE	
-------------------	--

		5985-023
0V —	Figure 23. DC Waveform	055

Rev. D | Page 22 of 24

## **OUTLINE DIMENSIONS**



### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM3400ARWZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3400BRWZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3400CRWZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3401ARWZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3401BRWZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3401CRWZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3402ARWZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3402BRWZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM3402CRWZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16

 $^{1}$  Z = RoHS Compliant Part.

<sup>2</sup> Tape and reel are available. The addition of an -RL suffix designates a 13" (1,000 units) tape-and-reel option.

## NOTES

Rev. D | Page 24 of 24

ANALOG DEVICES

www.analog.com