Electra House, 32 Southtown Road Great Yarmouth, Norfolk NR31 0DU, England Telephone +44 (0)1493 602602 Email:sales@midasdisplays.com www.midasdisplays.com

MDT0700JIHH-MIPI	1024 x 600	MIPI Interface	TFT Module
		Specification	
Version: 1		Date: 12/08/2021	
		Revision	
1	10/08/2021	First issue	

Display F	eatures		
Display Size	7.0"		
Resolution	1024 x 600		
Orientation	Landscape		
Appearance	RGB		
Logic Voltage	1.8V		oHS ompliant
Interface	MIPI	I W R	
Brightness	1100 cd/m <sup>2</sup>	/ A 20	moliant
Touchscreen		1 00	mphant
Module Size	169.90 x 103.40 x 5.60 mm		
Operating Temperature	-20°C ~ +70°C		
Pinout	30 way FFC	Box Quantity	Weight / Display
Pitch	0.5mm	Ira - Clu	anlv

\* - For full design functionality, please use this specification in conjunction with the EK79007AD3 + EK73217BCGA specification. (Provided Separately)

Display Accessories					
Part Number	Description				

Optional Variants					
Appearances	Voltage				

# **Summary**

TFT 7.0" is a IPS transmissive type color active matrix TFT liquid crystal display that use amorphous silicon TFT as switching devices. This module is a composed of a TFT LCD module, It is usually designed for industrial application and this module follows RoHs.

# **General Specification**

■ Size: 7.0 inch

■ Dot Matrix: 1024 x RGBx600(TFT) dots

■ Module dimension: 169.9(W) x 103.4(H) x 5.6(D) mm

Active area: 154.2144 x 85.92 mm

Pixel pitch: 0.1506 x 0.1432 mm

■ LCD type: TFT, Normally Black, Transmissive

■ Viewing Angle: 85/85/85/85

Aspect Ratio: 16:9

Driver IC: EK79007AD3 + EK73217BCGA or equivalent

■ Interface: 4-Lanes MIPI

Backlight Type: LED, Normally White

■ With /Without TP: Without TP

Surface: Anti-Glare

\*Color tone slight changed by temperature and driving voltage.

# Interface

#### 1. LCM PIN Definition


Pin No.	Symbol	Function	Remark
1	VLED+	LED Anode	
2	VLED+	LED Anode	
3	VGH	Positive power for TFT	
4	VGL	Negative power for TFT	
5	UPDN	Gate up or down scan control.  UPDN = "L", STV2 output vertical start pulse and UD pin output logical "L" to Gate driver. (default)  UPDN = "H", STV1 output vertical start pulse and UD pin output logical "H" to Gate driver	
6	SHLR	Source right or left sequence control.  SHLR = "L", shift left: last data =  S1←S2←S3←S1536 = first data.  SHLR = "H", shift right: first data =  S1→S2→S3→S1536 = last data.(default)	
7	VLED-	LED Cathode	
8	VLED-	LED Cathode	
9	AVDD	Power for Analog Circuit	
10	GND	Ground	
11	D3P	MIPI data input.	У
12	D3N	MIPI data input.	
13	GND	Ground	
14	D2P	MIPI data input.	
15	D2N	MIPI data input.	
16	GND	Ground	
17	CLKP	MIPI clock input	
18	CLKN	MIPI clock input	
19	GND	Ground	
20	D1P	MIPI data input.	
21	D1N	MIPI data input.	
22	GND	Ground	

23	D0P	MIPI data input.	
24	DON	MIPI data input.	
25	GND	Ground	
26	STBYB	Standby mode. STBYB = "H",normal operation(default) STBYB = "L", timing controller, source driver will turn off, all output are GND.	
27		Global reset pin. Active Low to enter Reset State. Normally pull high. Connecting with an RC reset circuit for stability.	
28	VDD(1.8V)	Digital circuit	
29	VDD(1.8V)	Digital circuit	
30	VCOMIN	Common voltage	

#### Note

When L/R="0",set right to left scan direction.
When L/R="1",set left to right scan direction.
When U/D="0",set top to bottom scan direction.
When U/D="1",set bottom to top scan direction.

# **Contour Drawing**



# design • manufacture • supply

# **Absolute Maximum Ratings**

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	°C
Storage Temperature	TST	-30	_	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. ≦60°C, 90% RH MAX. Temp. >60°C, Absolute humidity shall be less than 90% RH at 60°C

# **Electrical Characteristics**

1. Typical Operation Conditions

ltem	Cumbal		Values		Unit	Remark
item	Symbol	Min.	Тур.	Max.	Offic	Remark
Power voltage	VDD	1.71	1.8	1.89	٧	
Analog Power	AVDD	8.9	9.0	9.1	>	
TFT Gate ON Voltage	VGH	17	18	19	٧	Note1
TFT Gate OFF Voltage	VGL	-6.5	-6.0	-5.5	٧	Note2
TFT Common Voltage	VCOMIN	3.0	3.15	3.3	V	Note3
Current for Driver	IDD		16	24	mA	VDD=1.8V
Power Current	IAVDD	-	19	28.5	mA	AVDD=9V
TFT Gate ON Current	IVGH		1.6	2.4	mA	VGH=18V
TFT Gate OFF Current	IVGL		0.6	0.9	mA	VGL=-6.0V
TFT Common Current	IVCOMIN	1	0		mΑ	VCOM=3.15V

Note:

Note 1. VGH is TFT Gate operating Voltage.

Note 2. VGL is TFT Gate operating Voltage.


The storage structure of this model is CST (Storage on Common)

Note 3. Vcom must be adjusted to optimize display quality Crosstalk, Contrast Ratio and etc.

2. Backlight Driving Conditions

dtoma i au a	Cumbal	vi i f	Values		I lesi4	Remark
ltem	Symbol	Min.	Тур.	Max.	Unit	
Voltage for LED backlight	VL	16.8	19.2	21.0	٧	Note 1
Current for LED backlight	IL		290		mA	
LED life time	-	-	50,000	-	Hr	Note 2

Note 1: There are 1 Groups LED



Backlight 24LED Circuit

Note 2 : Ta = 25  $^{\circ}$ C

Note 3: Brightness to be decreased to 50% of the initial value

Note 4: The single LED lamp case

# **DC Electrical Characteristics**

0.4 Devementer	Cymphal	Rating		Rating		l lm!t	Candition
8.1. Parameter	Symbol	Min	Тур	Max	Unit	Condition	
Low level input voltage	VIL	0	-	0.3VDD	V	Note 4	
High level input voltage	VIH	0.7VDD	-	VDD	V	Note 1	


Note 1:RESET,STBYB, UPDN, SHLR



design • manufacture • supply

# 2. MIPI Interface DC Characteristic

Parameter	Symbol	Min.	Тур.	Max.	Unit
	MIPI Character	istics for High S	Speed Receiver		
Single-ended input low voltage	VILHS	-40			mV
Single-ended input high voltage	VIHHS	2	1.5	460	mV
Common-mode voltage	VCDRXDC	70		330	mV
Differential input impedance	ZID		100		ohm
HS transmit differential voltage(VOD=VDP-VDN)	[VOD]	140	200	250	mV
	MIPI Charact	eristics for Low	Power Mode		
Pad signal voltage range	VI	-50		1350	mV
Ground shift	VGNDSH	-50	F = 0-1	50	mV
Logic 0 input threshold	VIL	0	1.50	550	mV
Logic 1 input threshold	VIH	880		1350	mV
Input hysteresis	VHYST	25	The state of the s	-	mV
Output low level	Vol	-50	( <del>-</del>	50	mV
Output high level	Voн	1.1	1.2	1.3	V
Output impedance of Low Power Transmitter	ZOLP	80	100	125	ohm
Logic 0 contention threshold	VILCD,MAX			200	mV
Logic 0 contention threshold	VIHCD,MIN	450	-	-	mV




# **AC Electrical Characteristics**

#### 1. Basic AC Characteristic

VDD/RESET AC characteristic


Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
VDD power slew rate	TPOR			20	ms	From 0 to 90% VDD
RESETactive pulse width	TRESET	1			ms	VDD=1.8V
VDD resettle time	TRES	1			S	



#### 2. MIPI AC Characteristic

#### 1.Transmitter AC Specification

Parameter		Symbol	Min	Тур	Max	Units	Notes
15%~85% risir	ng time and falling time	TRLP /TFLP	-	Taker.	25	ns	7 0-0
30%~85% risir	ng time and falling time	TREOT			35	ns	1100
Pulse width of LP exclusive-OR clock	First LP EXOR clock pulse after STOP state or Last pulse before stop state	TLP-PULSE-TX	40		•	ns	T DEO.
	All other pulses		20		100	ns	1 -
Period of the L	P EXOR clock	T <sub>LP-PER-TX</sub>	90	11.0	1 10	mV/ns	T WELL
Slew Rate @C	CLOAD =0pF		30		500	mV/ns	1.2.
Slew Rate @C	CLOAD =5pF	δ V/δ tsR	30	-	200	mV/ns	1191
Slew Rate @C			30	. Co <del>y</del> o i	150	mV/ns	1 690
Slew Rate @C			30		100	mV/ns	- 640
Load Capacita		TRLP	1000	114	70	pF	-




DP:MIPI\_D1P / MIPI\_D0P DN: MIPI\_D1N / MIPI\_D0N

# **2.Turnaround Procedure**

**Turnaround Procedure Operation Timing Parameters** 


Parameter	Symbol	Min	Тур	Max	Units
Length of any Low-Power state period: Master side	TLPX	50	-	75	ns
Length of any Low-Power state period: Slave side	TLPX	50	55.56	58.34	ns
Ratio of TLPX(Master)/ TLPX (Slave) between Master	Ratio	2/3	-	3/2	
and Slave side	TLPX				
Time-out before new TX side start driving	T <sub>TA-Sure</sub>	TLPX	-	2T <sub>LPX</sub>	ns
Time to drive LP-00 by new TX	T <sub>TA-GET</sub>	-	5TLPX	-	ns
Time to drive LP-00 after Turnaround Request	T <sub>TA-GO</sub>	-	4TLPX	-	ns



design • manufacture • supply

# 3. High speed transmission

Parameter	Symbol	Min	Тур	Max	Units
UI instantaneous	Ulinst	2	1 2	12.5	ns
Data to Clock Skew(measured at transmitter)	Tskew(tx)	-0.15	- 9	0.15	Ulinst
Data to Clock Setup time(measured at receiver)	TSETUP(RX)	0.15	0).	1	Ulinst
Data to Clock Hold time(measured at receiver)	THOLD(RX)	0.15		C	Ulinst
20%~80% rise time and fall	TR, Tr	150			ps
time		(1-)		0.3	Ulinst




CLKP: MIPI\_CLKP CLKN: MIPI\_CLKN

# 4. High Speed Clock Transmission


DP:MIPI\_D1P / MIPI\_D0P DN: MIPI\_D1N / MIPI\_D0N

CLKP: MIPI\_CLKP CLKN: MIPI\_CLKN

Parameter	Symbol	Min	Тур	Max	Units
Time that the transmitter shall continue sending	TCLK-POST	60+52UI	-	-	ns
HS clock after the last associated Data Lane has					
transitioned to LP mode					
Detection time that the clock has stopped	TCLK-MISS	-	-	60	ns
toggling					
Time to drive LP-00 to prepare for HS clock	TCLK-PREPARE	38	-	95	ns
transmission					
Minimum lead HS-0 drive period before starting	TCLK-PREPARE	300	-	-	ns
clock	+ TCLK-ZERO				
Time to enable Clock Lane receiver line	THS-TERM-EN	-	-	38	ns
termination measured from when Dn cross					
VIL,MAX					
Minimum time that the HS clock must be prior to	TCLK-PRE	8	-	-	UI
any associated data lane beginning the					
transmission from LP to HS mode					
Time to drive HS differential state after last	TCLK-TRAIL	60	-	-	ns
payload clock bit of a HS transmission burst					




#### 5. High Speed Data Transmission in Bursts



#### 6.LP11 timing request between data transformation


When Clock lane of DSI TX chip always keeps High speed mode, then Clock lane never go back to Low power mode. If Date lane of TX chip needs to transmit the next new data transmission or sequence, after the end of Low power mode or High speed mode or BTA. Then TX chip needs to keep LP-11 stop state before the next new data transmission, no matter in Low power mode or High speed mode or BTA. The LP-11 minimum timing is required for RX chip in the following 9 conditions, include of LP—LP, LP—HS, HS— LP, HS—HS, BTA—BTA, LP—BTA, BTA—LP, HS—BTA, and BTA—HS. This rule is suitable for short or long packet between TX and RX data transmission.

#### (1) Timing between LP-LP command




Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new Escape Mode Entry	TDEE	150	1 -C		ns






Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High Speed Mode	TDEH	Max(150,32UI)	÷	9	ns






Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Escape Mode Entry	TDHE	Max(150,32UI)	1		ns

# (4) Timing between HS-HS command




Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High Speed Mode	TDHH	Max(150,32UI)	1.3	1	ns

# (5) Timing between BTA-BTA command




Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new BTA	TDBB	150	1.4		ns

# (6) Timing between LP-BTA command




Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new BTA	TDEB	150			ns




Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Escape Mode Entry	TDBE	150	1	- A-	ns

# (8) Timing between HS-BTA command



Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the BTA	TDHB	Max(150,32UI)	2	1	ns

# (9) Timing between BTA-HP command




Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High Speed Mode	Товн	Max(150,32UI)	Ċ.	-	ns

# **Function Description**

# 1. Power On/Off Sequence


In order to prevent IC from power on reset fail, the rising time (TPOR) of the digital power supply VDD should be maintained within the given specifications. Refer to "AC Characteristics" for more detail on timing.

# **Power On/Off Sequence**




Note: CLK and Data Lanes should keep in LP11(stop state) before RESET.

#### 2. Vertical input timing



Vertical input timing

#### 3. Horizontal input timing



Horizontal input timing

# 4. Input Timing Table (2Lane) For 1024RGB x 600 panel

DE mode

a estan e m	Cumahal		Unit			
Parameter	Symbol	Min.	Тур. Мах.		Unit	
DCLK frequency @Frame rate=60hz	fclk	40.8	40.8 51.2		Mhz	
Horizontal display area	thd	1024		DCLK		
HSYNC period time	th	1114	1344		DCLK	
HSYNC blanking	thb+thfp	90	320		DCLK	
Vertical display area	Tvd	600		Н		
VSYNC period time	Tv	610 635		Н		
VSYNC blanking	Tvb+Tvfp	10	10 35		Н	

# HV mode

Horizontal input timing

Parameter		Symbol	Value		Unit	
Horizontal display area		thd	1024			DCLK
DCLK frequency@ Frame rate=60hz		fclk -	Min.	Тур.	Max.	1
			44.9	5	1.2	Mhz
1 Horizontal Line		th	1200	1344		
HSYNC pulse width	Min.			1		
	Тур.	thpw	70			DCLK
	Max.			140		DCLK
HSYNC blanking		thb	160	1	60	
HSYNC front porch		thfp	16	1	60	

HV mode Vertical input timing

Parameter	Symbol		1144		
		Min.	Тур.	Max.	Unit
Vertical display area	tvd	600		Н	
VSYNC period time	tv	624 635		Н	
VSYNC pulse width	tvpw	1	20		Н
VSYNC back porch	tvb	23	23		Н
VSYNC front porch	tvfp	1	1 12		Н

#### **MIPI Interface**

#### 1. MIPI INTERFACE (MOBILE INDUSTRY PROCESSING INTERFACE)

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications. Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a peripheral, such as a display module, that incorporates a display controller. The display controller may include local registers. Systems using Command Mode write to, and read from, the registers. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller. The host processor can also read display module status information. Command Mode operation requires a bidirectional interface.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

MIPI Lane Configuration:

	MCU (Master) Display Module (Slave)				
Clock Lane	Unidirectional Lane  • Clock Only  • Escape Mode(ULPS Only)				
Data Lane0	Bl-directional Lane  Forward High-Speed				
	Bi-directional Escape Mode     Bi-directional LPDT				
Data Lane1	Unidirectional  Forward High speed				

#### 2. Display Serial Interface (DSI)

#### **Video Mode Communication**


Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

Transmission Packet Sequences
DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. These terms are used throughout the following sections:
□ Non-Burst Mode with Sync Pulses — enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
□ Non-Burst Mode with Sync Events — similar to above, but accurate reconstruction of sync bulse widths is not required, so a single Sync Event is substituted.
☐ Burst mode — RGB pixel packets are time-compressed, leaving more time during a scan ine for LP mode(saving power) or for multiplexing other transmissions onto the DSI link.
In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should be periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scanline during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero.  During the BLLP the DSI Link may do any of the following:
<ul> <li>□ Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX.</li> <li>□ Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode.</li> </ul>
☐ Transmit one or more non-video packets from the host processor to the peripheral using HS Mode.
☐ If the previous processor-to-peripheral transmission ended with BTA, transmit one or more backets from the peripheral to the host processor using Escape Mode.
☐ Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID.
The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the imits of the packet format definitions. For all timing cases, the first line of a frame shall start

with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. Individual pixels shall not be split across packets.

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



#### **DSI Video Mode Interface Timing Legend**


If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.

#### **Clock Requirements**

A DSI host processor shall support continuous clock on the Clock Lane for display module that require it, so the host processor needs to keep the HS serial clock running.

#### Non-Burst Mode with Sync Pulses


With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



Normally, periods shown as I (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power

#### □ Non-Burst Mode with Sync Events


This mode is a simplification of the format described in section "Non-Burst Mode with Sync Pulse" .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.



As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

#### □ Burst Mode

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below



Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

design • manufacture • supply

**Optical Characteristics** 

Item		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark
Response time		Tr	θ=0°、Φ=0°	-	13	20	.ms	Note 3
		Tf	θ-0 , Ψ-0	-	15	25		
Contrast ratio		CR	At optimized viewing angle	600	800	ı	-	Note 4
Color	White	Wx	θ=0°、Φ=0	0.269 0.3	0.319	0.369	-	Note 2,5,6
Chromaticity	Chromaticity volute	Wy	$\theta$ =0 $\wedge$ $\Phi$ =0	0.291	0.341	0.391		
	Hor.	ΘR	CR≧10	80	85	ı	Deg.	Note 1
Viewing on ale	пог.	ΘL		80	85	-		
Viewing angle	Vor	ΦТ		80	85	-		Note i
	Ver.	ег. ФВ		80	85	-		
Brightness -		-	1000	1100	-	cd/m <sup>2</sup>	Center of display	
Uniformity		(U)	-	75	-	-	%	Note 5

Ta=25±2°C,

Note 1: Definition of viewing angle range




Fig. 12.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7orBM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 12.2. Optical measurement system setup

#### Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90%to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10%to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Contrast ratio (CR) = Luminance measured when LCD on the "White" state

Luminance measured when LCD on the "Black" state

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width




Fig 12.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

# Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)

Environmental Test			
Test Item	Content of Test	Test Condition	Note
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30°C 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max	60°C,90%RH 96hrs	1,2
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation  -20°C 25°C 70°C  30min 5min 30min 1 cycle	-20°C/70°C 10 cycles	
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude: 1.5mm Vibration Frequency: 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact) ,±800v(air), RS=330Ω CS=150pF 10 times	<u></u>

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

# **Initial Code For Reference**

command:

```
regw(0xB2,0x10); //Panel Control Register NW/2 Lanes
// 0x30=4LANE
// 0x20=3LANE
// 0x10=2LANE
```

regw(0x80,0x5B); //Gamma Control Register G2R/G1R regw(0x81,0x47); //Gamma Control Register G4R/G3R regw(0x82,0x84); //Gamma Control Register G6R/G5R regw(0x83,0x88); //Gamma Control Register G8R/G7R regw(0x84,0x88); //Gamma Control Register G10R/G9R regw(0x85,0x23); //Gamma Control Register G12R/G11R regw(0x86,0xB6); //Gamma Control Register G14R/G13R

<sup>\*</sup> Use MIPI Short Packet (0x15) To Write Command and Parameter