


# PSoC<sup>®</sup> Programmable System-on-Chip™

# 1. Features

- XRES pin to support in-system serial programming (ISSP) and external reset control in CY8C24894
- Powerful Harvard-architecture processor
  - ☐ M8C processor speeds up to 24 MHz
  - □ Two 8 × 8 multiply, 32-bit accumulate
  - □ Low power at high speed
  - □ Operating voltage: 3 V to 5.25 V
  - □ Industrial temperature range: -40 °C to +85 °C
  - □ USB temperature range: -10 °C to +85 °C
- Advanced peripherals (PSoC® Blocks)
  - ☐ Six rail-to-rail analog PSoC blocks provide:
    - Up to 14-bit analog-to-digital converters (ADCs)
    - Up to 9-bit digital-to-analog converters (DACs)
    - Programmable gain amplifiers (PGAs)
    - · Programmable filters and comparators
  - ☐ Four digital PSoC blocks provide:
    - 8- to 32-bit timers, counters, and pulse width modulators (PWMs)
    - Cyclical redundancy check (CRC) and pseudo random sequence (PRS) modules
    - Full-duplex universal asynchronous receiver transmitter (UART)
    - · Multiple serial peripheral interface (SPI) masters or slaves
    - · Connectable to all general-purpose I/O (GPIO) pins
  - Complex peripherals by combining blocks
  - □ Capacitive sensing application (CSA) capability
- Full speed USB (12 Mbps)
  - □ Four unidirectional endpoints
  - □ One bidirectional control endpoint
  - □ USB 2.0 compliant
  - □ Dedicated 256 byte buffer
  - □ No external crystal required
- Flexible on-chip memory
  - □ 16 KB flash program storage 50,000 erase and write cycles
  - $\hfill \square$  1 KB static random access memory (SRAM) data storage  $\hfill \square$  ISSP
  - □ Partial flash updates
  - □ Flexible protection modes
  - □ Electrically erasable programmable read-only memory (EEPROM) emulation in flash
- Programmable pin configurations
  - □ 25-mA sink. 10-mA source on all GPIOs
  - □ Pull-up, pull-down, high Z, strong, or open-drain drive modes on all GPIOs
  - □ Up to 48 analog inputs on GPIOs

- ☐ Two 33 mA analog outputs on GPIOs
- □ Configurable interrupt on all GPIOs
- Precision, programmable clocking
  - □ Internal ±4% 24- / 48-MHz main oscillator
  - Internal oscillator for watchdog and sleep
  - □ 0.25% accuracy for USB with no external components
- Additional system resources
  - □ I<sup>2</sup>C slave, master, and multi-master to 400 kHz
  - Watchdog and sleep timers
  - ☐ User-configurable low-voltage detection (LVD)

# 2. Logic Block Diagram



Errata: For information on silicon errata, see "Errata" on page 59. Details include trigger conditions, devices affected, and proposed workaround.



# 3. Contents

PSoC Functional Overview	3
The PSoC Core	3
The Digital System	
The Analog System	4
Additional System Resources	5
PSoC Device Characteristics	5
Getting Started	6
Application Notes	
Development Kits	6
Training	6
CYPros Consultants	6
Solutions Library	6
Technical Support	
Development Tools	6
PSoC Designer Software Subsystems	6
Designing with PSoC Designer	7
Select User Modules	7
Configure User Modules	7
Organize and Connect	
Generate, Verify, and Debug	7
Pin Information	8
56-Pin Part Pinout	8
56-Pin Part Pinout (with XRES)	9
68-Pin Part Pinout	
68-Pin Part Pinout (On-Chip Debug)	11
100-Ball VFBGA Part Pinout	12
100-Ball VFBGA Part Pinout (On-Chip Debug)	14
100-Pin Part Pinout (On-Chip Debug)	
Register Reference	18
Register Conventions	18
Register Mapping Tables	
Register Map Bank 0 Table: User Space	
Register Map Bank 1 Table: Configuration Space .	20

Electrical Specifications	21
Absolute Maximum Ratings	21
Operating Temperature	22
DC Electrical Characteristics	
AC Electrical Characteristics	36
Thermal Impedance	
Solder Reflow Peak Specifications	44
Development Tool Selection	45
Software	
Development Kits	45
Evaluation Tools	
Device Programmers	
Accessories (Emulation and Programming)	
Ordering Information	
Ordering Code Definitions	
Packaging Dimensions	48
Acronyms	53
Acronyms Used	
Document Conventions	54
Units of Measure	
Numeric Conventions	54
Glossary	54
Errata	59
Part Numbers Affected	
CY8C24x94 Errata Summary	
Document History Page	61
Sales, Solutions, and Legal Information	64
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	64



#### 4. PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in "Logic Block Diagram" on page 1, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C24x94 PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 56 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

#### 4.1 The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I<sup>2</sup>C functionality to implement an I<sup>2</sup>C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A switch-mode pump (SMP) that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of six analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10-bits of precision.

#### 4.2 The Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I<sup>2</sup>C slave and multi-master
- CRC/generator (8-bit)
- IrDA
- PRS generators (8- to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 5.

Figure 1. Digital System Block Diagram






# 4.3 The Analog System

The analog system is composed of six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are as follows.

- ADCs (up to two, with 6- to 14-bit resolution, selectable as incremental, delta sigma, and successive approximation register (SAR))
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (one with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6- to 9-bit resolution)
- Multiplying DACs (up to two, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC core resource)
- 1.3-V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 2.

Figure 2. Analog System Block Diagram



#### 4.3.1 The Analog Multiplexer System

The analog mux bus can connect to every GPIO pin in ports 0–5. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. It is split into two sections for simultaneous dual-channel processing. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing
- Chip-wide mux that enables analog input from up to 48 I/O pins
- Crosspoint connection between any I/O pin combinations



# 4.4 Additional System Resources

System resources provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, low-voltage detection, and power-on reset (POR). Brief statements describing the merits of each resource follow.

- Full speed USB (12 Mbps) with five configurable endpoints and 256 bytes of RAM. No external components required except for two series resistors. Wider than commercial temperature USB operation (-10 °C to +85 °C).
- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math and digital filters.

- Decimator provides a custom hardware filter for digital signal processing applications including creation of Delta Sigma ADCs.
- The I<sup>2</sup>C module provides 100- and 400-kHz communication over two wires. Slave, master, multi-master are supported.
- Low-voltage detection interrupts signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.

#### 4.5 PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The device covered by this datasheet is shown in the highlighted row of the table.

**Table 1. PSoC Device Characteristics** 

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[1]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[1]</sup>	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[1]</sup>	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[1]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[1]</sup>	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[1,2]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[1,2]</sup>	up to 2 K	up to 32 K

- 1. Limited analog functionality.
- 2. Two analog blocks and one CapSense<sup>®</sup>.



# 5. Getting Started

For in-depth information, along with detailed programming information, see the Technical Reference Manual for this PSoC device.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at http://www.cypress.com.

#### 5.1 Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

#### 5.2 Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

#### 5.3 Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com,

# 6. Development Tools

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

#### 6.1 PSoC Designer Software Subsystems

#### 6.1.1 Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use

covers a wide variety of topics and skill levels to assist you in your designs.

#### 5.4 CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

#### 5.5 Solutions Library

Visit our growing library of solution-focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

#### 5.6 Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

#### 6.1.2 Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

# 6.1.3 Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and



read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### 6.1.4 Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support forum to aid the designer.

# 7. Designing with PSoC Designer

The development process for the PSoC® device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

#### 7.1 Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

# 7.2 Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### 6.1.5 In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24-MHz) operation.

#### 7.3 Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### 7.4 Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations and external signals.



# 8. Pin Information

This section describes, lists, and illustrates the CY8C24x94 PSoC device family pins and pinout configuration.

The CY8C24x94 PSoC devices are available in the following packages, all of which are shown on the following pages. Every port pin (labeled with a "P") is capable of Digital I/O. However,  $V_{SS}$ ,  $V_{DD}$ , and XRES are not capable of Digital I/O.

#### 8.1 56-Pin Part Pinout

Table 2. 56-Pin Part Pinout (QFN<sup>(6)</sup>) See LEGEND details and footnotes in Table 3 on page 9.

Pin	Ту	/ре	Name	Description	Figure 3. CY8C24794 56-Pin PSoC Device <sup>[3]</sup> W W W W W W W W W W W W W W W W W W W							
No.	Digital	Analog	Name	Description			•		ΣΣ			
1	I/O	I, M	P2[3]	Direct switched capacitor block input					2 2 4 4 4 4 4 4 4 4 2 2 2 2 2 2 2 2 2 2			
2	I/O	I, M	P2[1]	Direct switched capacitor block input				2	PO[1], M PO[1], M PO[1], A VSS VSS VGG VGG PO[1], A, PO[2], A, PO[2], A, PO[2], A, PO[2], A, PO[2], A, PO[2], A,			
3	I/O	М	P4[7]					5	P2[7]			
4	I/O	М	P4[5]									
5	I/O	М	P4[3]			А	, I, M, P2[3	B] = 1	3 8 5 6 6 5 6 5 8 9 8 7 8 9 7 7 8 9 12],			
6	I/O	M	P4[1]				, I, M, P2[1		41 = P2[0], A			
7	I/O	М	P3[7]		_		M,P4[		40 <b>=</b> P4[6],N			
8	I/O	М	P3[5]		_		M,P4[ M,P4[	- 1	39 <b>=</b> P4[4],N 38 <b>=</b> P4[2],N			
9	I/O	M	P3[3]		_		M,P4[		38 <b>□</b> P4[2],N 37 <b>□</b> P4[0],N			
10	I/O	M	P3[1]		1		M,P3[		<b>QFN</b> 36 ■ P3[6],N			
11	1/0	M	P5[7]		-		M,P3[ M,P3[3		(Top View) 35 P3[4],N			
12	I/O I/O	M M	P5[5]		-		M,P3[1		34 = P3[2],N 33 = P3[0],N			
14	1/0	M	P5[3] P5[1]		-		M,P5[7	7] 🗖 11	32 <b>=</b> P5[6],N			
15	1/0	M	P3[1]	I <sup>2</sup> C serial clock (SCL)	1		M,P5[5 M,P5[3		31 <b>P</b> 5[4],N			
16	1/0	M	P1[5]	I <sup>2</sup> C serial data (SDA)	-		M,P5[3	1]	30 P5[2],N 29 P5[0],N			
17	1/0	M	P1[3]	T G Serial data (SDA)	1			<del>t</del>	5 6 7 8 8 8 8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9			
18	1/0	M	P1[1]	I <sup>2</sup> C SCL, ISSP SCLK <sup>[4]</sup>	1			<u></u>				
19		wer	V <sub>SS</sub>	Ground connection	1			711.0	V S S C S C S C S C S C S C S C S C S C			
20		SB	D+	Cround connection	1							
21	U	SB	D-		1			Ü	OSC OSC OSC			
22	Po	wer	$V_{DD}$	Supply voltage				2	M, I2C SDA, M, I2C SCL, M, EXTCLK, M, M			
23	I/O		P7[7]	,				_	: 2 2 2 2 -			
24	I/O		P7[0]									
25	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[4]</sup>								
26	I/O	М	P1[2]									
27	I/O	М	P1[4]	Optional external clock input (EXTCLK)								
28	I/O	М	P1[6]									
29	I/O	M	P5[0]		Pin	Ty	/ре	Nama	Description			
30	I/O	М	P5[2]		No.	Digital	Analog	Name	Description			
31	I/O	М	P5[4]		44	I/O	М	P2[6]	External voltage reference (VREF) input			
32	I/O	М	P5[6]		45	I/O	I, M	P0[0]	Analog column mux input			
33	I/O	М	P3[0]		46	I/O	I, M	P0[2]	Analog column mux input			
34	I/O	М	P3[2]		47	I/O	I, M	P0[4]	Analog column mux input VREF			
35	I/O	М	P3[4]		48	I/O	I, M	P0[6]	Analog column mux input			
36	I/O	М	P3[6]		49	Po	wer	$V_{DD}$	Supply voltage			
37	I/O	М	P4[0]		50	Po	wer	V <sub>SS</sub>	Ground connection			
38	I/O	М	P4[2]		51	I/O	I, M	P0[7]	Analog column mux input			
39	I/O	М	P4[4]		52	I/O	I/O, M	P0[5]	Analog column mux input and column output			
40	I/O	М	P4[6]		53	I/O	I/O, M	P0[3]	Analog column mux input and column output			

#### Notes

41

42

43

I/O

I/O

I/O

I. M

I, M

М

P2[0]

P2[2]

P2[4]

Direct switched capacitor block input

Direct switched capacitor block input

External analog ground (AGND) input

This part cannot be programmed with Reset mode; use Power Cycle mode when programming.
 These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.

54

55

56

I/O

I/O

I/O

I. M

М

М

P0[1]

P2[7]

P2[5]

Analog column mux input




# 8.2 56-Pin Part Pinout (with XRES)

Table 3. 56-Pin Part Pinout (QFN<sup>[6]</sup>)

Pin	Ту	ре	Name	Description
No.	Digital	Analog	Name	Description
1	I/O	I, M	P2[3]	Direct switched capacitor block input
2	I/O	I, M	P2[1]	Direct switched capacitor block input
3	I/O	М	P4[7]	
4	I/O	М	P4[5]	
5	I/O	М	P4[3]	
6	I/O	М	P4[1]	
7	I/O	М	P3[7]	
8	I/O	М	P3[5]	
9	I/O	М	P3[3]	
10	I/O	М	P3[1]	
11	I/O	М	P5[7]	
12	I/O	М	P5[5]	
13	I/O	М	P5[3]	
14	I/O	М	P5[1]	
15	I/O	М	P1[7]	I <sup>2</sup> C SCL
16	I/O	М	P1[5]	I <sup>2</sup> C SDA
17	I/O	М	P1[3]	
18	I/O	М	P1[1]	I <sup>2</sup> C SCL, ISSP SCLK <sup>[5]</sup>
19	Po	wer	V <sub>SS</sub>	Ground connection
20	U	SB	D+	
21	U	SB	D-	
22	Po	wer	$V_{DD}$	Supply voltage
23	I/O		P7[7]	
24	I/O		P7[0]	
25	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[5]</sup>
26	I/O	М	P1[2]	
27	I/O	М	P1[4]	Optional EXTCLK
28	I/O	М	P1[6]	
29	I/O	М	P5[0]	
30	I/O	М	P5[2]	
31	I/O	М	P5[4]	

Figure 4. CY8C24894 56-Pin PSoC Device



28	I/O	М	P1[6]								
29	I/O	М	P5[0]		Pin	Туре		Name	Description		
30	I/O	М	P5[2]		No.	Digital	Analog	Name	Description		
31	I/O	М	P5[4]		44	I/O	М	P2[6]	External VREF input		
32	I/O	М	P5[6]		45	I/O	I, M	P0[0]	Analog column mux input		
33	I/O	М	P3[0]		46	I/O	I, M	P0[2]	Analog column mux input		
34	I/O	М	P3[2]		47	I/O	I, M	P0[4]	Analog column mux input VREF		
35	I/O	М	P3[4]		48	I/O	I, M	P0[6]	Analog column mux input		
36	In	out	XRES	Active high external reset with internal	49	Power		$V_{DD}$	Supply voltage		
				pull-down							
37	I/O	М	P4[0]		50	Po	Power		Power		Ground connection
38	I/O	М	P4[2]		51	I/O	I, M	P0[7]	Analog column mux input		
39	I/O	М	P4[4]		52	I/O	I/O, M	P0[5]	Analog column mux input and column output		
40	I/O	М	P4[6]		53	I/O	I/O, M	P0[3]	Analog column mux input and column output		
41	I/O	I, M	P2[0]	Direct switched capacitor block input	54	I/O	I, M	P0[1]	Analog column mux input		
42	I/O	I, M	P2[2]	Direct switched capacitor block input	55	I/O	М	P2[7]			
43	I/O	М	P2[4]	External AGND input	56	I/O	М	P2[5]			

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

- 5. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.
- The center pad on the QFN package should be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.




#### 8.3 68-Pin Part Pinout

The following 68-pin QFN part table and drawing is for the CY8C24994 PSoC device.

			art Pin	out (QFN <sup>[7]</sup> )
Pin		ре	Name	Description
No.	Digital	Analog	rtaino	Becompacin
1	I/O	M	P4[7]	
2	I/O	M	P4[5]	
3	I/O	M	P4[3]	
4	I/O	М	P4[1]	
5			NC	No connection. Pin must be left floating
6			NC	No connection. Pin must be left floating
7	Power		$V_{SS}$	Ground connection
8	I/O	М	P3[7]	
9	I/O	М	P3[5]	
10	I/O	М	P3[3]	
11	I/O	М	P3[1]	
12	I/O	М	P5[7]	
13	I/O	М	P5[5]	
14	I/O	M	P5[3]	
15	I/O	М	P5[1]	
16	I/O	М	P1[7]	I <sup>2</sup> C SCL
17	I/O	M	P1[5]	I <sup>2</sup> C SDA
18	I/O	М	P1[3]	
19	I/O	М	P1[1]	I2C SCL ISSP SCLK <sup>[8]</sup>
20	Power		$V_{SS}$	Ground connection
21	USB		D+	
22	USB		D-	
23	Power		$V_{DD}$	Supply voltage
24	I/O		P7[7]	
25	I/O		P7[6]	
26	I/O		P7[5]	
27	I/O		P7[4]	
28	I/O		P7[3]	
29	I/O		P7[2]	
30	I/O		P7[1]	
31	I/O		P7[0]	
32	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[8]</sup>

Figure 5. CY8C24994 68-Pin PSoC Device



28	I/O		P7[3]							
29	I/O		P7[2]		Pin	Ту	ре	Name	Description	
30	I/O		P7[1]		No.	Digital	Analog	ivalile	Description	
31	I/O		P7[0]		50	I/O	M	P4[6]		
32	I/O	M	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[8]</sup>	51	I/O	I, M	P2[0]	Direct switched capacitor block input	
33	I/O	M	P1[2]		52	I/O	I, M	P2[2]	Direct switched capacitor block input	
34	I/O	M	P1[4]	Optional EXTCLK	53	I/O	M	P2[4]	External AGND input	
35	I/O	M	P1[6]		54	I/O	M	P2[6]	External VREF input	
36	I/O	M	P5[0]		55	I/O	I, M	P0[0]	Analog column mux input	
37	I/O	M	P5[2]		56	I/O	I, M	P0[2]	Analog column mux input and column output	
38	I/O	M	P5[4]		57	I/O	I, M	P0[4]	Analog column mux input and column output	
39	I/O	M	P5[6]		58	I/O	I, M	P0[6]	Analog column mux input	
40	I/O	M	P3[0]		59	Power		$V_{DD}$	Supply voltage	
41	I/O	M	P3[2]		60	Power		$V_{SS}$	Ground connection	
42	I/O	M	P3[4]		61	I/O	I, M	P0[7]	Analog column mux input, integration input #1	
43	I/O	M	P3[6]		62	I/O	I/O, M	P0[5]	Analog column mux input and column output, integration	
									input #2	
44		•	NC	No connection. Pin must be left floating.	63	I/O	I/O, M	P0[3]	Analog column mux input and column output	
45			NC	No connection. Pin must be left floating.	64	I/O	I, M	P0[1]	Analog column mux input	
46	Input		XRES	Active high pin reset with internal	65	I/O	M	P2[7]		
				pull-down.						
47	I/O	M	P4[0]		66	I/O	M	P2[5]		
48	I/O	M	P4[2]		67	I/O	I, M	P2[3]	Direct switched capacitor block input	
49	I/O	M	P4[4]		68	I/O	I, M	P2[1]	Direct switched capacitor block input	

LEGEND A = Analog, I = Input, O = Output, NC = No connection. Pin must be left floating, M = Analog Mux Input.

- 7. The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.
- 8. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



#### 8.4 68-Pin Part Pinout (On-Chip Debug)


The following 68-pin QFN part table and drawing is for the CY8C24094 OCD PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 5 68-Pin Part Pinout (QFN<sup>®</sup>)

			rt Pinc	out (QFN <sup>[9]</sup> )
Pin		/pe	Name	Description
No.	Digital	Analog	IVAILLE	Description
1	I/O	М	P4[7]	
2	I/O	М	P4[5]	
3	I/O	M	P4[3]	
4	I/O	М	P4[1]	
5		•	OCDE	OCD even data I/O
6			OCDO	OCD odd data output
7	Power		$V_{SS}$	Ground connection
8	I/O	M	P3[7]	
9	I/O	М	P3[5]	
10	I/O	M	P3[3]	
11	I/O	M	P3[1]	
12	I/O	M	P5[7]	
13	I/O	M	P5[5]	
14	I/O	M	P5[3]	
15	I/O	M	P5[1]	
16	I/O	M	P1[7]	I <sup>2</sup> C SCL
17	I/O	M	P1[5]	I <sup>2</sup> C SDA
18	I/O	M	P1[3]	
19	I/O	M	P1[1]	I <sup>2</sup> C SCL, ISSP SCLK <sup>[10]</sup>
20	Power		$V_{SS}$	Ground connection
21	USB		D+	
22	USB		D-	
23	Power		$V_{DD}$	Supply voltage
24	I/O		P7[7]	
25	I/O		P7[6]	
26	I/O		P7[5]	
27	I/O		P7[4]	
28	I/O		P7[3]	
29	I/O		P7[2]	
30	I/O		P7[1]	
31	I/O		P7[0]	

Figure 6. CY8C24094 68-Pin OCD PSoC Device



28	I/O		P7[3]							
29	I/O		P7[2]		Pin	Ty	ре	Name	Description	
30	I/O		P7[1]		No.	Digital	Digital Analog '		Description	
31	I/O		P7[0]		50	I/O	М	P4[6]		
32	I/O	M	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[10]</sup>	51	I/O	I, M	P2[0]	Direct switched capacitor block input	
33	I/O	M	P1[2]		52	I/O	I, M	P2[2]	Direct switched capacitor block input	
34	I/O	M	P1[4]	Optional EXTCLK	53	I/O	M	P2[4]	External AGND input	
35	I/O	М	P1[6]		54	I/O	М	P2[6]	External VREF input	
36	I/O	М	P5[0]		55	I/O	I, M	P0[0]	Analog column mux input	
37	I/O	М	P5[2]		56	I/O	I, M	P0[2]	Analog column mux input and column output	
38	I/O	M	P5[4]		57	I/O	I, M	P0[4]	Analog column mux input and column output	
39	I/O	М	P5[6]		58	I/O	I, M	P0[6]	Analog column mux input	
40	I/O	М	P3[0]		59	Power		$V_{DD}$	Supply voltage	
41	I/O	М	P3[2]		60	Power		$V_{SS}$	Ground connection	
42	I/O	M	P3[4]		61	I/O	I, M	P0[7]	Analog column mux input, integration input #1	
43	I/O	M	P3[6]		62	I/O	I/O, M	P0[5]	Analog column mux input and column output, integration	
									input #2	
44			HCLK	OCD high speed clock output	63	I/O	I/O, M	P0[3]	Analog column mux input and column output	
45			CCLK	OCD CPU clock output	64	I/O	I, M	P0[1]	Analog column mux input	
46	Input		XRES	Active high pin reset with internal pull-down	65	I/O	I/O M			
47	I/O	M	P4[0]		66	I/O	M	P2[5]		
48	I/O	М	P4[2]		67	I/O	I, M	P2[3]	Direct switched capacitor block input	
49	I/O	M	P4[4]		68	I/O	I, M	P2[1]	Direct switched capacitor block input	

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, OCD = On-Chip Debugger.

The center pad on the QFN package should be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



# 8.5 100-Ball VFBGA Part Pinout

The 100-ball VFBGA part is for the CY8C24994 PSoC device.

# Table 6. 100-Ball Part Pinout (VFBGA)

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
A1	Power		$V_{SS}$	Ground connection	F1			NC	No connection. Pin must be left floating
A2	Power	•	$V_{SS}$	Ground connection	F2	I/O	М	P5[7]	
A3			NC	No connection. Pin must be left floating	F3	I/O	М	P3[5]	
A4			NC	No connection. Pin must be left floating	F4	I/O	М	P5[1]	
A5			NC	No connection. Pin must be left floating	F5	Powe	er	$V_{SS}$	Ground connection
A6	Power	•	$V_{DD}$	Supply voltage	F6	Powe	er	$V_{SS}$	Ground connection
A7			NC	No connection. Pin must be left floating	F7	I/O	М	P5[0]	
A8			NC	No connection. Pin must be left floating	F8	I/O	М	P3[0]	
A9	Power		$V_{SS}$	Ground connection	F9			XRES	Active high pin reset with internal pull-down
A10	Power		V <sub>SS</sub>	Ground connection	F10	I/O		P7[1]	
B1	Power		V <sub>SS</sub>	Ground connection	G1			NC	No connection. Pin must be left floating
B2	Power		V <sub>SS</sub>	Ground connection	G2	I/O	М	P5[5]	-
ВЗ	I/O	I, M	P2[1]	Direct switched capacitor block input	G3	I/O	М	P3[3]	
B4	I/O	I, M	P0[1]	Analog column mux input	G4	I/O	М	P1[7]	I <sup>2</sup> C SCL
B5		I, M	P0[7]	Analog column mux input	G5	I/O	М	P1[1]	I <sup>2</sup> C SCL, ISSP SCLK <sup>[11]</sup>
B6	Power	•	V <sub>DD</sub>	Supply voltage	G6	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[11]</sup>
B7	<del> </del>	I, M	P0[2]	Analog column mux input	G7	I/O	М	P1[6]	
B8	I/O	I, M	P2[2]	Direct switched capacitor block input	G8	I/O	М	P3[4]	
B9	Power	-	V <sub>SS</sub>	Ground connection	G9	I/O	М	P5[6]	
B10	Power		V <sub>SS</sub>	Ground connection	G10	I/O		P7[2]	
C1			NC	No connection. Pin must be left floating	H1			NC	No connection. Pin must be left floating
C2	I/O	М	P4[1]	The definition of the made of the meaning	H2	I/O	М	P5[3]	The definition in the mack to low housing
C3		M	P4[7]		H3	I/O	M	P3[1]	
C4		M	P2[7]		H4	I/O	M	P1[5]	I <sup>2</sup> C SDA
C5		I/O, M	P0[5]	Analog column mux input and column output	H5	I/O	M	P1[3]	1 0 05/1
C6	I/O	I, M	P0[6]	Analog column mux input	H6	I/O	M	P1[2]	
C7	I/O	I, M	P0[0]	Analog column mux input	H7	I/O	M	P1[4]	Optional EXTCLK
C8	I/O	I, M	P2[0]	Direct switched capacitor block input	H8	I/O	M	P3[2]	- CPUICHE EXTENSIVE
C9		M	P4[2]	Birot ownoriou supusitor blook input	H9	I/O	M	P5[4]	
C10			NC	No connection. Pin must be left floating	H10	I/O	1	P7[3]	
D1			NC	No connection. Pin must be left floating	J1	Powe	r	V <sub>SS</sub>	Ground connection
D2	I/O	M	P3[7]	The definition of the making	J2	Powe		V <sub>SS</sub>	Ground connection
D3		M	P4[5]		J3	USB	,1	D+	Ground connection
D4		M	P2[5]		J4	USB		D-	
D5	I/O	I/O, M	P0[3]	Analog column mux input and column output	J5	Powe	r	$V_{DD}$	Supply voltage
D6	I/O	I,M	P0[4]	Analog column mux input	J6	I/O	,, 	P7[7]	Cupply voltage
D7		M	P2[6]	External VREF input	J7	I/O		P7[0]	
D8		M	P4[6]	External VICEI Input	J8	I/O	М	P5[2]	
D9		M	P4[0]		J9	Powe		V <sub>SS</sub>	Ground connection
D10	"0	101	NC	No connection. Pin must be left floating	J10	Powe		V <sub>SS</sub>	Ground connection
E1			NC	No connection. Pin must be left floating	K1	Powe		V <sub>SS</sub>	Ground connection
E2			NC	No connection. Pin must be left floating	K2	Powe		V <sub>SS</sub>	Ground connection
E3	I/O	M	P4[3]	soiosaon. i in mast be left floating	K3	. 5***		NC	No connection. Pin must be left floating
E4		I, M	P2[3]	Direct switched capacitor block input	K4			NC	No connection. Pin must be left floating
E5	Power		V <sub>SS</sub>	Ground connection	K5	Powe	r	V <sub>DD</sub>	Supply voltage
E6	Power			Ground connection	K6	I/O	,	P7[6]	Ouppiy voltage
E7		M	V <sub>SS</sub>	External AGND input	K7	1/0			
E8		M	P2[4] P4[4]	External AGIND IIIput	K8	1/0	<u> </u>	P7[5] P7[4]	
E9		M	P4[4] P3[6]		K9	Powe	<u> </u>		Ground connection
	1/0	IVI		No connection. Din must be left fleating		+		V <sub>SS</sub>	
E10			NC	No connection. Pin must be left floating	K10	Powe	71	$V_{SS}$	Ground connection

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No connection. Pin must be left floating.


#### Note

Document Number: 38-12018 Rev. AH

<sup>11.</sup> These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



Figure 7. CY8C24094 OCD (Not for Production)



BGA (Top View)



# 8.6 100-Ball VFBGA Part Pinout (On-Chip Debug)

The following 100-pin VFBGA part table and drawing is for the CY8C24094 OCD PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

# Table 7. 100-Ball Part Pinout (VFBGA)

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
A1	Power	r	$V_{SS}$	Ground connection	F1		•	OCDE	OCD even data I/O
A2	Power	r	$V_{SS}$	Ground connection	F2	I/O	М	P5[7]	
A3			NC	No connection. Pin must be left floating	F3	I/O	М	P3[5]	
A4			NC	No connection. Pin must be left floating	F4	I/O	М	P5[1]	
A5			NC	No connection. Pin must be left floating.	F5	Powe	er	$V_{SS}$	Ground connection
A6	Power	ſ	$V_{DD}$	Supply voltage.	F6	Powe	er	$V_{SS}$	Ground connection
A7			NC	No connection. Pin must be left floating.	F7	I/O	М	P5[0]	
A8			NC	No connection. Pin must be left floating.	F8	I/O	М	P3[0]	
A9	Power	•	$V_{SS}$	Ground connection	F9			XRES	Active high pin reset with internal pull-down
A10	Power	ſ	V <sub>SS</sub>	Ground connection	F10	I/O		P7[1]	
B1	Power	-	V <sub>SS</sub>	Ground connection	G1			OCDO	OCD odd data output
B2	Power	-	V <sub>SS</sub>	Ground connection	G2	I/O	М	P5[5]	·
В3	I/O	I, M	P2[1]	Direct switched capacitor block input	G3	I/O	М	P3[3]	
B4	I/O	I, M	P0[1]	Analog column mux input	G4	I/O	М	P1[7]	I <sup>2</sup> C SCL
B5	I/O	I, M	P0[7]	Analog column mux input	G5	I/O	М	P1[1]	I <sup>2</sup> C SCL, ISSP SCLK <sup>[12]</sup>
B6	Power		V <sub>DD</sub>	Supply voltage	G6	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[12]</sup>
B7	I/O	I, M	P0[2]	Analog column mux input	G7	I/O	М	P1[6]	
B8	I/O	I, M	P2[2]	Direct switched capacitor block input	G8	I/O	М	P3[4]	
B9	Power		V <sub>SS</sub>	Ground connection	G9	I/O	М	P5[6]	
B10	Power		V <sub>SS</sub>	Ground connection	G10	I/O	100	P7[2]	
C1	1 01101		NC	No connection. Pin must be left floating	H1	1,70	1	NC	No connection. Pin must be left floating
C2	I/O	М	P4[1]	The connection: I in most be left heating	H2	I/O	М	P5[3]	140 connection. I in must be left houting
C3	I/O	M	P4[7]		H3	1/0	M	P3[1]	
C4	I/O	M	P2[7]		H4	1/0	M	P1[5]	I <sup>2</sup> C SDA
C5	I/O	I/O,M	P0[5]	Analog column mux input and column output	H5	1/0	M	P1[3]	I C SDA
C6	1/0	I, M	P0[6]	Analog column mux input and column output	H6	1/0	M	P1[2]	
C7	I/O	I, M	P0[0]	Analog column mux input	H7	1/0	M	P1[4]	Optional EXTCLK
C8	I/O	I, M	P2[0]	Direct switched capacitor block input	H8	1/0	M	P3[2]	Optional EXTOER
C9	1/0	M		Direct Switched Capacitor block input	H9	1/0	M		
C10	1/0	IVI	P4[2] NC	No connection. Din must be left fleeting	_	1/0	IVI	P5[4]	
D1			NC	No connection. Pin must be left floating	H10 J1	Powe		P7[3]	Craund connection
	1/0	N 4		No connection. Pin must be left floating	J2			V <sub>SS</sub>	Ground connection
D2	1/0	M	P3[7]			Powe		V <sub>SS</sub>	Ground connection
D3	1/0	M	P4[5]		J3	USB		D+	
D4	1/0	M	P2[5]	A should be a second se	J4	USB		D-	O colo alloca
D5	I/O	I/O, M	P0[3]	Analog column mux input and column output	J5	Powe	er	V <sub>DD</sub>	Supply voltage
D6	I/O	I, M	P0[4]	Analog column mux input	J6	I/O		P7[7]	
D7	I/O	M	P2[6]	External VREF input	J7	I/O		P7[0]	
D8	I/O	M	P4[6]		J8	I/O	М	P5[2]	
D9	I/O	М	P4[0]		J9	Powe		V <sub>SS</sub>	Ground connection
D10			CCLK	OCD CPU clock output	J10	Powe		$V_{SS}$	Ground connection
E1			NC	No connection. Pin must be left floating	K1	Powe		$V_{SS}$	Ground connection
E2			NC	No connection. Pin must be left floating	K2	Powe	er	$V_{SS}$	Ground connection
E3	I/O	M	P4[3]		K3			NC	No connection. Pin must be left floating
E4	I/O	I, M	P2[3]	Direct switched capacitor block input	K4			NC	No connection. Pin must be left floating
E5	Power		$V_{SS}$	Ground connection	K5	Powe	er	$V_{DD}$	Supply voltage
E6	Power		$V_{SS}$	Ground connection	K6	I/O		P7[6]	
E7	I/O	М	P2[4]	External AGND input	K7	I/O		P7[5]	
E8	I/O	M	P4[4]		K8	I/O		P7[4]	
E9	I/O	M	P3[6]		K9	Powe	er	$V_{SS}$	Ground connection
E10			HCLK	OCD high speed clock output	K10	Powe	er	$V_{SS}$	Ground connection
	_								

**LEGEND** A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No connection. Pin must be left floating, OCD = On-Chip Debugger.


#### Note

Document Number: 38-12018 Rev. AH

<sup>12.</sup> These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



Figure 8. CY8C24094 OCD (Not for Production)



BGA (Top View)



# 8.7 100-Pin Part Pinout (On-Chip Debug)

The 100-pin TQFP part is for the CY8C24094 OCD PSoC device.

**Note** This part is only used for in-circuit debugging. It is NOT available for production.

Table 8. 100-Pin Part Pinout (TQFP)

				Fillout (TQFF)	<b>I</b> 5.	=	50		
Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
1			NC	No connection. Pin must be left floating	51	I/O	М	P1[6]	
2			NC	No connection. Pin must be left floating	52	I/O	М	P5[0]	
3	I/O	I, M	P0[1]	Analog column mux input	53	I/O	M	P5[2]	
4	I/O	M	P2[7]		54	I/O	M	P5[4]	
5	I/O	М	P2[5]		55	I/O	М	P5[6]	
6	I/O	I, M	P2[3]	Direct switched capacitor block input	56	I/O	М	P3[0]	
7	I/O	I, M	P2[1]	Direct switched capacitor block input	57	I/O	М	P3[2]	
8	I/O	M	P4[7]		58	I/O	M	P3[4]	
9	I/O	М	P4[5]		59	I/O	М	P3[6]	
10	I/O	M	P4[3]		60			HCLK	OCD high speed clock output
11	I/O	M	P4[1]		61			CCLK	OCD CPU clock output
12			OCDE	OCD even data I/O	62	Input		XRES	Active high pin reset with internal pull-down
13			OCDO	OCD odd data output	63	I/O	M	P4[0]	
14			NC	No connection. Pin must be left floating	64	I/O	М	P4[2]	
15	Powe	r	$V_{SS}$	Ground connection	65	Powe		$V_{SS}$	Ground connection
16	I/O	M	P3[7]		66	I/O	M	P4[4]	
17	I/O	M	P3[5]		67	I/O	M	P4[6]	
18	I/O	M	P3[3]		68	I/O	I, M	P2[0]	Direct switched capacitor block input
19	I/O	M	P3[1]		69	I/O	I, M	P2[2]	Direct switched capacitor block input
20	I/O	M	P5[7]		70	I/O		P2[4]	External AGND input
21	I/O	M	P5[5]		71			NC	No connection. Pin must be left floating
22	I/O	M	P5[3]		72	I/O		P2[6]	External VREF input
23	I/O	М	P5[1]		73		•	NC	No connection. Pin must be left floating
24	I/O	М	P1[7]	I <sup>2</sup> C SCL	74	I/O	I	P0[0]	Analog column mux input
25			NC	No connection. Pin must be left floating	75			NC	No connection. Pin must be left floating
26			NC	No connection. Pin must be left floating	76			NC	No connection. Pin must be left floating
27			NC	No connection. Pin must be left floating	77	I/O	I, M	P0[2]	Analog column mux input and column output
28	I/O		P1[5]	I <sup>2</sup> C SDA	78			NC	No connection. Pin must be left floating
29	I/O		P1[3]		79	I/O	I, M	P0[4]	Analog column mux input and column output
30	I/O		P1[1]	Crystal (XTALin), I <sup>2</sup> C SCL, ISSP SCLK <sup>[13]</sup>	80			NC	No connection. Pin must be left floating
31			NC	No connection. Pin must be left floating	81	I/O	I, M	P0[6]	Analog column mux input
32	Powe	r	$V_{SS}$	Ground connection	82	Powe	r	$V_{DD}$	Supply voltage
33	USB		D+		83			NC	No connection. Pin must be left floating
34	USB		D-		84	Powe	r	$V_{SS}$	Ground connection
35	Powe	r	$V_{DD}$	Supply voltage	85			NC	No connection. Pin must be left floating
36	I/O		P7[7]		86			NC	No connection. Pin must be left floating
37	I/O		P7[6]		87			NC	No connection. Pin must be left floating
38	I/O	1	P7[5]		88			NC	No connection. Pin must be left floating
39	I/O	1	P7[4]		89			NC	No connection. Pin must be left floating
40	I/O	1	P7[3]		90			NC	No connection. Pin must be left floating
41	I/O		P7[2]		91			NC	No connection. Pin must be left floating
42	I/O		P7[1]		92			NC	No connection. Pin must be left floating
43	I/O		P7[0]		93			NC	No connection. Pin must be left floating
44			NC	No connection. Pin must be left floating	94			NC	No connection. Pin must be left floating
45			NC	No connection. Pin must be left floating	95	I/O	I, M	P0[7]	Analog column mux input
46			NC	No connection. Pin must be left floating	96		1.	NC	No connection. Pin must be left floating
47			NC	No connection. Pin must be left floating	97	I/O	I/O, M	P0[5]	Analog column mux input and column output
48	I/O		P1[0]	Crystal (XTALout), I2C SDA, ISSP SDATA <sup>[13]</sup>	98		,	NC	No connection. Pin must be left floating
49	I/O		P1[2]	, , , , , , , , , , , , , , , , , , , ,	99	I/O	I/O, M	P0[3]	Analog column mux input and column output
50	I/O	1	P1[4]	Optional EXTCLK	100		1 ,	NC	No connection. Pin must be left floating
		1	1. 11.11					1	

LEGEND A = Analog, I = Input, O = Output, NC = No connection. Pin must be left floating, M = Analog Mux Input, OCD = On-Chip Debugger.

#### Note

 $<sup>13.</sup> These \ are \ the \ ISSP \ pins, \ which \ are \ not \ High \ Z \ at \ POR. \ See \ the \ PSoC \ Technical \ Reference \ Manual \ for \ details.$ 



Α, Μ P0[3], M, AI ₹ ₹ ₹ ₹ P0[5], M, Ξ P0[6], M, Ś NC P0[7], 8 8888888888888 288888888888 NC NC NC P0[0], M, AI NC 74 2 AI, M, P0[1] 3 73 NC M,P2[7] 72 P2[6], M, External VREF M,P2[5] 71 NC M,P2[3] = M,P2[1] = M,P4[7] = AI, M, P2[3] 70 P2[4], M, External AGND AI, M, P2[1] 69 P2[2], M, AI P2[0], M, AI P4[6], M 68 M,P4[5] **■** 67 **■** P4[4],M M,P4[3] = 10 M,P4[1] = 11 ■ Vss 65 OCDE = 12 **■** P4[2],M 64 OCDO = 13 **TQFP** 63 P4[0],M NC = 14 62 **XRES** Vss 🗖 15 61 CCLK M,P3[7] = 16 60 **HCLK** M,P3[5] = 17 59 P3[6],M M,P3[3] = 18 M,P3[1] = 19 M,P5[7] = 20 M,P5[5] = 21 M,P5[3] = 22 M,P5[1] = 23 CL,P1[7] = 24 NC = 25 P3[4],M 58 ► P3[2],M 57 ■ P3[0],M 56 **■** P5[6],M 55 ■ P5[4],M 54 ▶ P5[2],M 53 P5[0],M P1[6],M I2C SCL, P1[7] 52 51 **4** ℃ E 888 88 33 P7[3] = 4 P7[2] = 4 P7[1] = P7[0] = P7[6] P7[5] P7[4] P7[7] 2C SDA, M, P1[0] M,P1[2] EXTCLK, M,P1[4] 12C SCL

Figure 9. CY8C24094 OCD (Not for Production)



# 9. Register Reference

This section lists the registers of the CY8C24x94 PSoC device family. For detailed register information, see the *PSoC Technical Reference Manual.* 

# 9.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

# 9.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set to 1, the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and should not be accessed.

Document Number: 38-12018 Rev. AH Page 18 of 64



# 9.3 Register Map Bank 0 Table: User Space

Name	Addr (0, Hex)		Name	Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access	Name	Addr (0, Hex)	Access
PRT0DR	00	RW	PMA0_DR	40	RW	ASC10CR0	80	RW		C0	
PRT0IE	01	RW	PMA1_DR	41	RW	ASC10CR1	81	RW		C1	
PRT0GS	02	RW	PMA2_DR	42	RW	ASC10CR2	82	RW		C2	
PRT0DM2	03	RW	PMA3_DR	43	RW	ASC10CR3	83	RW		C3	
PRT1DR	04	RW	PMA4_DR	44	RW	ASD11CR0	84	RW		C4	
PRT1IE	05	RW	PMA5_DR	45	RW	ASD11CR1	85	RW		C5	
PRT1GS	06	RW	PMA6_DR	46	RW	ASD11CR2	86	RW		C6	
PRT1DM2	07	RW	PMA7 DR	47	RW	ASD11CR3	87	RW		C7	
PRT2DR	08	RW	USB SOF0	48	R		88			C8	
PRT2IE	09	RW	USB SOF1	49	R		89			C9	
PRT2GS	0A	RW	USB CR0	4A	RW		8A			CA	
PRT2DM2	0B	RW	USBI/O CR0	4B	#		8B			СВ	
PRT3DR	0C	RW	USBI/O CR1	4C	RW		8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW	EP1 CNT1	4E	#		8E			CE	
PRT3DM2	0F	RW	EP1 CNT	4F	RW		8F			CF	
PRT4DR	10	RW	EP2 CNT1	50	#	ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	EP2 CNT	51	# RW	ASD20CR0	91	RW	STK PP	D1	RW
PRT4GS	12	RW	EP3 CNT1	52	#	ASD20CR1	92	RW	SIK_FF	D2	INVV
PRT4DM2	13	RW	EP3_CNT1	53	# RW	ASD20CR2 ASD20CR3	93	RW	IDX PP	D3	RW
PRT4DM2 PRT5DR	14	RW	EP3_CN1 EP4_CNT1	54	#	ASC21CR0	93	RW	MVR PP	D3	RW
PRT5IE	15	RW	_	55			94	RW	_	D4 D5	RW
PRT5GS	16	RW	EP4_CNT	56	RW	ASC21CR1	95	RW	MVW_PP	D6	RW
			EP0_CR		#	ASC21CR2			I2C_CFG		
PRT5DM2	17	RW	EP0_CNT	57	#	ASC21CR3	97	RW	I2C_SCR	D7	#
	18		EP0_DR0	58	RW		98		I2C_DR	D8	RW
	19		EP0_DR1	59	RW		99		I2C_MSCR	D9	#
	1A		EP0_DR2	5A	RW		9A		INT_CLR0	DA	RW
	1B		EP0_DR3	5B	RW		9B		INT_CLR1	DB	RW
PRT7DR	1C	RW	EP0_DR4	5C	RW		9C		INT_CLR2	DC	RW
PRT7IE	1D	RW	EP0_DR5	5D	RW		9D		INT_CLR3	DD	RW
PRT7GS	1E	RW	EP0_DR6	5E	RW		9E		INT_MSK3	DE	RW
PRT7DM2	1F	RW	EP0_DR7	5F	RW		9F		INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1 DH	AA	R	MUL0 DH	EA	R
DCB02CR0	2B	#		6B		MUL1 DL	AB	R	MUL0 DL	EB	R
DCB03DR0	2C	#	TMP DR0	6C	RW	ACC1 DR1	AC	RW	ACC0 DR1	EC	RW
DCB03DR1	2D	W	TMP DR1	6D	RW	ACC1 DR0	AD	RW	ACC0 DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1 DR2	AF	RW	ACC0 DR2	EF	RW
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	<del>                                     </del>
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR0	72	RW	RDIOIS	B2	RW		F2	
	33		ACB00CR1	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB00CR2	74	RW	RDI0LT1	B4	RW		F4	-
	35		ACB01CR3	75	RW	RDI0RO0	B5	RW		F5	-
	36		ACB01CR0 ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37				RW	NUIUNUI	B7	LYAA	CPU F	F7	RL
			ACB01CR2	77	rvv				CPU_F		ΛL
	38			78			B8			F8	-
	39			79			B9			F9	ļ
	3A			7A			BA			FA	
	3B			7B			BB			FB	ļ
	3C			7C			BC			FC	
	3D			7D			BD		DAC_D	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF	1	CPU SCR0	FF	#

Blank fields are reserved and should not be accessed.

# Access is bit specific.



# 9.4 Register Map Bank 1 Table: Configuration Space

Name	Addr (1, Hex)			Addr (1, Hex)	Access		Addr (1, Hex)	Access	Name	Addr (1, Hex)	Access
PRT0DM0	00	RW	PMA0_WA	40	RW	ASC10CR0	80	RW	USBI/O_CR2	C0	RW
PRT0DM1	01	RW	PMA1_WA	41	RW	ASC10CR1	81	RW	USB_CR1	C1	#
PRT0IC0	02	RW	PMA2_WA	42	RW	ASC10CR2	82	RW			
PRT0IC1	03	RW	PMA3_WA	43	RW	ASC10CR3	83	RW			
PRT1DM0	04	RW	PMA4_WA	44	RW	ASD11CR0	84	RW	EP1_CR0	C4	#
PRT1DM1	05	RW	PMA5_WA	45	RW	ASD11CR1	85	RW	EP2_CR0	C5	#
PRT1IC0	06	RW	PMA6_WA	46	RW	ASD11CR2	86	RW	EP3_CR0	C6	#
PRT1IC1	07	RW	PMA7_WA	47	RW	ASD11CR3	87	RW	EP4_CR0	C7	#
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
PRT4DM0	10	RW	PMA0 RA	50	RW		90		GDI O IN	D0	RW
PRT4DM1	11	RW	PMA1 RA	51	RW	ASD20CR1	91	RW	GDI E IN	D1	RW
PRT4IC0	12	RW	PMA2 RA	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW	PMA3 RA	53	RW	ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	PMA4 RA	54	RW	ASC21CR0	94	RW	<u> </u>	D4	+
PRT5DM1	15	RW	PMA5_RA	55	RW	ASC21CR1	95	RW		D5	
PRT5IC0	16	RW	PMA6_RA	56	RW	ASC21CR2	96	RW		D6	
PRT5IC1	17	RW	PMA7 RA	57	RW	ASC21CR3	97	RW		D7	
11(15101	18	1000	T WAT_IVA	58	1444	AGGZTONG	98	1000	MUX CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
PRT7DM0	1C	RW		5C			9C		WOX_CR3	DC	KVV
	1D	RW							000 00 FN	DD	RW
PRT7DM1				5D			9D		OSC_GO_EN		
PRT7IC0	1E	RW		5E			9E		OSC_CR4	DE	RW
PRT7IC1	1F	RW	011/ 000	5F	D14/		9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC		MUX_CR4	EC	RW
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD		MUX_CR5	ED	RW
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU F	F7	RL
	38			78	<u> </u>		B8		· · · · · ·	F8	t -
	39			79			B9			F9	
	3A			7A			BA			FA	
				7B			BB			FB	
	1.3B							1			1
	3B 3C						BC.			FC.	
	3C			7C			BC BD		DAC CP	FC FD	RW/
							BC BD BE		DAC_CR CPU SCR1	FC FD FE	RW #

Blank fields are reserved and should not be accessed.

# Access is bit specific.



# 10. Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x94 PSoC device family. For the most up-to-date electrical specifications, confirm that you have the most recent datasheet by visiting <a href="http://www.cypress.com">http://www.cypress.com</a>.

Specifications are valid for –40  $^{\circ}C \le T_A \le 85$   $^{\circ}C$  and  $T_J \le 100$   $^{\circ}C$ , except where noted. Specifications for devices running at greater than 12 MHz are valid for –40  $^{\circ}C \le T_A \le 70$   $^{\circ}C$  and  $T_J \le 82$   $^{\circ}C$ .




Figure 10. Voltage Versus CPU Frequency

# 10.1 Absolute Maximum Ratings

**Table 9. Absolute Maximum Ratings** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	25	+100	°C	Higher storage temperatures reduces data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures higher than 65 °C degrades reliability.
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See package label	°C	
t <sub>BAKETIME</sub>	Bake time	See package label	-	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	_	+85	°C	
$V_{DD}$	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	_	+6.0	V	
V <sub>I/O</sub>	DC input voltage	$V_{SS} - 0.5$	_	V <sub>DD</sub> + 0.5	V	
V <sub>I/O2</sub>	DC voltage applied to tristate	$V_{SS} - 0.5$	_	V <sub>DD</sub> + 0.5	V	
I <sub>MI/O</sub>	Maximum current into any port pin	-25	_	+50	mA	
I <sub>MAI/O</sub>	Maximum current into any port pin configured as analog driver	<b>–</b> 50	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch-up current	_	-	200	mA	

Document Number: 38-12018 Rev. AH Page 21 of 64



# 10.2 Operating Temperature

**Table 10. Operating Temperature** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	_	+85	°C	
T <sub>AUSB</sub>	Ambient temperature using USB	-10	-	+85	°C	
ТЈ	Junction temperature	<del>-4</del> 0	-	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedance on page 44. The user must limit the power consumption to comply with this requirement.

#### 10.3 DC Electrical Characteristics

#### 10.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$ , or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Table 11. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{DD}$	Supply voltage	3.0	_	5.25	>	See DC POR and LVD specifications, Table 22 on page 34.
I <sub>DD5</sub>	Supply current, IMO = 24 MHz (5 V)	-	14	27	mA	Conditions are $V_{DD}$ = 5.0 V, $T_A$ = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I <sub>DD3</sub>	Supply current, IMO = 24 MHz (3.3 V)	-	8	14	mA	Conditions are $V_{DD}$ = 3.3 V, $T_A$ = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, analog power = off.
I <sub>SB</sub>	Sleep [14] (mode) current with POR, LVD, sleep timer, and WDT.[15]	-	3	6.5	μA	Conditions are with internal slow speed oscillator, $V_{DD}$ = 3.3 V, $-40^{\circ}C \le T_{A} \le 55^{\circ}C$ , analog power = off.
I <sub>SBH</sub>	Sleep (mode) current with POR, LVD, Sleep Timer, and WDT at high temperature. [15]	-	4	25	μA	Conditions are with internal slow speed oscillator, $V_{DD}$ = 3.3 V, 55 °C < $T_A \le$ 85 °C, analog power = off.

<sup>14.</sup> Errata: When the device is operating at 4.75 V to 5.25 V and the 3.3 V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The 15-20 µs low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up. More details in "Errata" on page 59.
15. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.



# 10.3.2 DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , or 3.0 V to 3.6 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^\circ\text{C}$  and are for design guidance only.

Table 12. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> – 1.0	_	ı	V	$\begin{split} &I_{OH} = 10 \text{ mA, V}_{DD} = 4.75 \text{ V to } 5.25 \text{ V and} \\ &-40 \text{ °C} \leq T_{A} \leq 85 \text{ °C, or} \\ &V_{DD} = 3.0 \text{ V to } 3.6 \text{ V and} \\ &-40 \text{ °C} \leq T_{A} \leq 85 \text{ °C} \\ &(8 \text{ total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 \text{ mA} \\ &\text{maximum combined I}_{OH} \text{ budget.} \end{split}$
V <sub>OL</sub>	Low output level	-	_	0.75	V	$\begin{split} &I_{OL} = 25 \text{ mA, V}_{DD} = 4.75 \text{ V to } 5.25 \text{ V} \\ &\text{and } -40 \text{ °C} \leq T_{A} \leq 85 \text{ °C, or} \\ &V_{DD} = 3.0 \text{ V to } 3.6 \text{ V and} \\ &-40 \text{ °C} \leq T_{A} \leq 85 \text{ °C} \\ &(8 \text{ total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 200 \text{ mA} \\ &\text{maximum combined } I_{OL} \text{ budget.} \end{split}$
Гон	High level source current	10	_	_	mA	$V_{OH} = V_{DD} - 1.0 V$ , see the limitations of the total current in the note for $V_{OH}$
I <sub>OL</sub>	Low level sink current	25	_	-	mA	$V_{OL}$ = 0.75 V, see the limitations of the total current in the note for $V_{OL}$
V <sub>IL</sub>	Input low level	_	_	0.8	V	V <sub>DD</sub> = 3.0 to 5.25.
V <sub>IH</sub>	Input high level	2.1	_		V	V <sub>DD</sub> = 3.0 to 5.25.
V <sub>H</sub>	Input hysterisis	_	60	-	mV	
I <sub>IL</sub>	Input leakage (absolute value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive load on pins as input	-	3.5	10	pF	Package and pin dependent. Temp = 25 °C.
C <sub>OUT</sub>	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent. Temp = 25 °C.

Document Number: 38-12018 Rev. AH Page 23 of 64



# 10.3.3 DC Full Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-10~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-10~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 13. DC Full Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
USB Inter	face	•	•			
V <sub>DI</sub>	Differential input sensitivity	0.2	_	_	V	(D+) – (D–)
$V_{CM}$	Differential input common mode range	0.8	_	2.5	V	
$V_{SE}$	Single ended receiver threshold	0.8	_	2.0	V	
C <sub>IN</sub>	Transceiver capacitance	-	-	20	pF	
I <sub>I/O</sub>	High Z state data line leakage	-10	_	10	μA	0 V < V <sub>IN</sub> < 3.3 V.
R <sub>EXT</sub>	External USB series resistor	23	_	25	Ω	In series with each USB pin.
V <sub>UOH</sub>	Static output high, driven	2.8	_	3.6	V	15 kΩ ± 5% to ground. Internal pull-up enabled.
V <sub>UOHI</sub>	Static output high, idle	2.7	_	3.6	V	15 kΩ ± 5% to ground. Internal pull-up enabled.
V <sub>UOL</sub>	Static output low	-	_	0.3	V	15 kΩ ± 5% to ground. Internal pull-up enabled.
Z <sub>O</sub>	USB driver output impedance	28	_	44	Ω	Including R <sub>EXT</sub> resistor.
V <sub>CRS</sub>	D+/D- crossover voltage	1.3	_	2.0	V	

Document Number: 38-12018 Rev. AH Page 24 of 64



# 10.3.4 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

The operational amplifier is a component of both the analog continuous time PSoC blocks and the analog switched capacitor PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block.

Table 14. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)					
	Power = low, Opamp bias = high	_	1.6	10	mV	
	Power = medium, Opamp bias = high	_	1.3	8	mV	
	Power = high, Opamp bias = high	_	1.2	7.5	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 analog pins)	_	20	-	pА	Gross tested to 1 µA.
C <sub>INOA</sub>	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
$V_{CMOA}$	Common mode voltage range	0.0	_	$V_{DD}$	V	The common-mode input
	Common mode voltage range	0.5	_	$V_{DD} - 0.5$	V	voltage range is measured
	(high power or high Opamp bias)					through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open loop gain					
	Power = low, Opamp bias = high	60	_	_	dB	
	Power = medium, Opamp bias = high	60	_	_	dB	
	Power = high, Opamp bias = high	80	_	_	dB	
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals)					
	Power = low, Opamp bias = high	$V_{DD} - 0.2$	_	_	V	
	Power = medium, Opamp bias = high	$V_{DD} - 0.2$	_	_	V	
	Power = high, Opamp bias = high	V <sub>DD</sub> – 0.5	_	_	V	
$V_{OLOWOA}$	Low output voltage swing (internal signals)			0.0		
	Power = low, Opamp bias = high	_	_	0.2	V	
	Power = medium, Opamp bias = high Power = high, Opamp bias = high	_	_	0.2 0.5	V V	
I <sub>SOA</sub>	Supply current (including associated AGND buffer)	_	_	0.5	V	
	Power = low, Opamp bias = low	_	400	800	μA	
	Power = low, Opamp bias = high	_	500	900	μA	
	Power = medium, Opamp bias = low	_	800	1000	μA	
	Power = medium, Opamp bias = high	_	1200	1600	μA	
	Power = high, Opamp bias = low	_	2400	3200	μA	
	Power = high, Opamp bias = high	_	4600	6400	μA	
PSRR <sub>OA</sub>	Supply voltage rejection ratio	65	80	_	dB	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \ V) \le V_{IN} \le V_{DD}$ .

Document Number: 38-12018 Rev. AH Page 25 of 64



Table 15. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value)					Power = high, Opamp bias = high
	Power = low, Opamp bias = high	_	1.65	10	mV	setting is not allowed for 3.3 V
	Power = medium, Opamp bias = high	_	1.32	8	mV	V <sub>DD</sub> operation
	Power = high, Opamp bias = high	_	_	_	mV	
TCV <sub>OSOA</sub>	Average input offset voltage drift	_	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input leakage current (port 0 analog pins)	_	20	_	pА	Gross tested to 1 µA.
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V <sub>CMOA</sub>	Common mode voltage range	0.2	-	V <sub>DD</sub> – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open loop gain					Specification is applicable at Low
	Power = low, Opamp bias = low	60	_	_	dB	opamp bias. For high opamp bias
	Power = medium, Opamp bias = low	60	_	_	dB	mode (except high power, High
	Power = high, Opamp bias = low	80	-	_	dB	opamp bias), minimum is 60 dB.
$V_{OHIGHOA}$	High output voltage swing (internal signals)					Power = high, Opamp bias = high
	Power = low, Opamp bias = low	$V_{DD} - 0.2$	-	_	V	setting is not allowed for
	Power = medium, Opamp bias = low	$V_{DD} - 0.2$	_	_	V	3.3 V V <sub>DD</sub> operation
	Power = high, Opamp bias = low	V <sub>DD</sub> – 0.2	-	_	V	
$V_{OLOWOA}$	Low output voltage swing (internal signals)					Power = high, Opamp bias = high
	Power = low, Opamp bias = low	_	_	0.2	V	setting is not allowed for
	Power = medium, Opamp bias = low	_	_	0.2 0.2	V V	3.3 V V <sub>DD</sub> operation
	Power = high, Opamp bias = low	_	_	0.2	V	
I <sub>SOA</sub>	Supply current					Power = high, Opamp bias = high
	(including associated AGND buffer)		400	000		setting is not allowed for
	Power = low, Opamp bias = low	_	400	800	μA	3.3 V V <sub>DD</sub> operation
	Power = low, Opamp bias = high Power = medium, Opamp bias = low	_	500 800	900 1000	μA	
	Power = medium, Opamp bias = low Power = medium, Opamp bias = high	_	1200	1600	μA μA	
	Power = high, Opamp bias = low	_	2400	3200	μA μA	
	Power = high, Opamp bias = high		2 <del>4</del> 00	3200	μA μA	
PSRR <sub>OA</sub>	Supply voltage rejection ratio	65	80	_	dΒ	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or
· OKKOA	Cappi, voltage rejection ratio	00	0		GD	$(V_{DD} - 1.25 \text{ V}) \le V_{IN} \le V_{DD}$

#### 10.3.5 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$  or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 16. DC Low Power Comparator Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low power comparator (LPC) reference voltage range	0.2	ı	V <sub>DD</sub> – 1	<b>&gt;</b>	
I <sub>SLPC</sub>	LPC supply current	_	10	40	μA	
V <sub>OSLPC</sub>	LPC voltage offset	-	2.5	30	mV	

Document Number: 38-12018 Rev. AH Page 26 of 64



# 10.3.6 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 17. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
C <sub>L</sub>	Load Capacitance	-	-	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V <sub>OSOB</sub>	Input offset voltage (absolute value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average input offset voltage drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common mode input voltage range	0.5	-	V <sub>DD</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance Power = low Power = high	- -	0.6 0.6		Ω	
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = low Power = high	0.5 × V <sub>DD</sub> + 1.1 0.5 × V <sub>DD</sub> + 1.1	- -	_ _	V V	
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = low Power = high	_ _		0.5 × V <sub>DD</sub> – 1.3 0.5 × V <sub>DD</sub> – 1.3	V V	
I <sub>SOB</sub>	Supply current including opamp bias cell (No Load) Power = low Power = high	_ _	1.1 2.6	5.1 8.8	mA mA	
PSRR <sub>OB</sub>	Supply voltage rejection ratio	53	64	-	dB	$(0.5 \times V_{DD} - 1.3) \le V_{OUT} \le (V_{DD} - 2.3).$

Document Number: 38-12018 Rev. AH Page 27 of 64



Table 18. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
C <sub>L</sub>	Load Capacitance	-	П	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V <sub>OSOB</sub>	Input offset voltage (absolute value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average input offset voltage drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common mode input voltage range	0.5	_	V <sub>DD</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance Power = low Power = high	- -	1	-	W W	
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 1 K ohms to V <sub>DD</sub> /2) Power = low Power = high	0.5 × V <sub>DD</sub> + 1.0 0.5 × V <sub>DD</sub> + 1.0		_ _	V V	
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 1 K ohms to V <sub>DD</sub> /2) Power = low Power = high	_ _		0.5 × V <sub>DD</sub> – 1.0 0.5 × V <sub>DD</sub> – 1.0	V V	
I <sub>SOB</sub>	Supply current including opamp bias cell (No load) Power = low Power = high	- -	0.8 2.0	2.0 4.3	mA mA	
PSRR <sub>OB</sub>	Supply voltage rejection ratio	34	64	-	dB	$(0.5 \times V_{DD} - 1.0) \le V_{OUT} \le (0.5 \times V_{DD} + 0.9).$

Document Number: 38-12018 Rev. AH Page 28 of 64



# 10.3.7 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications for RefHI and RefLo are measured through the Analog Continuous Time PSoC blocks. The power levels for RefHi and RefLo refer to the Analog Reference Control register. AGND is measured at P2[4] in AGND bypass mode. Each Analog Continuous Time PSoC block adds a maximum of 10mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Table 19. 5-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b000	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.229	V <sub>DD</sub> /2 + 1.290	V <sub>DD</sub> /2 + 1.346	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.038$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.040$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.356	V <sub>DD</sub> /2 – 1.295	V <sub>DD</sub> /2 – 1.218	V
	RefPower = high	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.220	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.348	V
	Opamp bias = low	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.036	V <sub>DD</sub> /2	$V_{DD}/2 + 0.036$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.357	V <sub>DD</sub> /2 – 1.297	V <sub>DD</sub> /2 – 1.225	V
	RefPower = medium	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.221	V <sub>DD</sub> /2 + 1.293	V <sub>DD</sub> /2 + 1.351	V
	Opamp bias = high	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.036	V <sub>DD</sub> /2	$V_{DD}/2 + 0.036$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.357	V <sub>DD</sub> /2 – 1.298	V <sub>DD</sub> /2 – 1.228	V
	RefPower = medium	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.219	V <sub>DD</sub> /2 + 1.293	V <sub>DD</sub> /2 + 1.353	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.037	V <sub>DD</sub> /2 – 0.001	$V_{DD}/2 + 0.036$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.359	V <sub>DD</sub> /2 – 1.299	V <sub>DD</sub> /2 – 1.229	V
0b001	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.092	P2[4] + P2[6] – 0.011	P2[4] + P2[6] + 0.064	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4] – P2[6] + 0.007	P2[4] – P2[6] + 0.056	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.078	P2[4] + P2[6] - 0.008	P2[4] + P2[6] + 0.063	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4] – P2[6] + 0.004	P2[4] – P2[6] + 0.043	V
	RefPower = medium Opamp bias = high	$V_{REFHI}$	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.073	P2[4] + P2[6] - 0.006	P2[4] + P2[6] + 0.062	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.032	P2[4] – P2[6] + 0.003	P2[4] – P2[6] + 0.038	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.073	P2[4] + P2[6] - 0.006	P2[4] + P2[6] + 0.062	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.034	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.037	V

Document Number: 38-12018 Rev. AH Page 29 of 64



Table 19. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b010	RefPower = high	V <sub>REFHI</sub>	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.037	V <sub>DD</sub> – 0.007	V <sub>DD</sub>	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.036	V <sub>DD</sub> /2 – 0.001	V <sub>DD</sub> /2 + 0.036	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.029	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	$V_{DD}$	V <sub>DD</sub> - 0.034	V <sub>DD</sub> – 0.006	$V_{DD}$	V
	Opamp bias = low	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.036	V <sub>DD</sub> /2 – 0.001	V <sub>DD</sub> /2 + 0.035	V
		V <sub>REFLO</sub>	Ref Low	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.024	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.032	V <sub>DD</sub> – 0.005	$V_{DD}$	V
	Opamp bias = high	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.036	V <sub>DD</sub> /2 – 0.001	V <sub>DD</sub> /2 + 0.035	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.022	V
	RefPower = medium	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.031	V <sub>DD</sub> – 0.005	$V_{DD}$	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.037	V <sub>DD</sub> /2 – 0.001	V <sub>DD</sub> /2 + 0.035	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.020	V
0b011	RefPower = high	$V_{REFHI}$	Ref High	3 × Bandgap	3.760	3.884	4.006	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	2 × Bandgap	2.522	2.593	2.669	V
		V <sub>REFLO</sub>	Ref Low	Bandgap	1.252	1.299	1.342	V
	RefPower = high	$V_{REFHI}$	Ref High	3 × Bandgap	3.766	3.887	4.010	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	2 × Bandgap	2.523	2.594	2.670	V
		V <sub>REFLO</sub>	Ref Low	Bandgap	1.252	1.297	1.342	V
	RefPower = medium	$V_{REFHI}$	Ref High	3 × Bandgap	3.769	3.888	4.013	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	2 × Bandgap	2.523	2.594	2.671	V
		V <sub>REFLO</sub>	Ref Low	Bandgap	1.251	1.296	1.343	V
	RefPower = medium	$V_{REFHI}$	Ref High	3 × Bandgap	3.769	3.889	4.015	V
	Opamp bias = low	$V_{AGND}$	AGND	2 × Bandgap	2.523	2.595	2.671	V
		V <sub>REFLO</sub>	Ref Low	Bandgap	1.251	1.296	1.344	V
0b100	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.483 + P2[6]	2.582 + P2[6]	2.674 + P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.522	2.593	2.669	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.524 – P2[6]	2.600 - P2[6]	2.676 – P2[6]	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.490 + P2[6]	2.586 + P2[6]	2.679 + P2[6]	V
		$V_{AGND}$	AGND	2 × Bandgap	2.523	2.594	2.669	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.523 – P2[6]	2.598 - P2[6]	2.675 – P2[6]	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.493 + P2[6]	2.588 + P2[6]	2.682 +P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.523	2.594	2.670	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.523 – P2[6]	2.597 – P2[6]	2.675 – P2[6]	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.494 + P2[6]	2.589 + P2[6]	2.685 + P2[6]	V
		V <sub>AGND</sub>	AGND	2 × Bandgap	2.523	2.595	2.671	V
		V <sub>REFLO</sub>	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.522 - P2[6]	2.596 - P2[6]	2.676 - P2[6]	V

Document Number: 38-12018 Rev. AH Page 30 of 64



Table 19. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b101	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.218	P2[4] + 1.291	P2[4] + 1.354	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] – 1.335	P2[4] - 1.294	P2[4] - 1.237	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.221	P2[4] + 1.293	P2[4] + 1.358	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] – 1.337	P2[4] - 1.297	P2[4] - 1.243	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.222	P2[4] + 1.294	P2[4] + 1.360	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] - 1.338	P2[4] - 1.298	P2[4] - 1.245	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.221	P2[4] + 1.294	P2[4] + 1.362	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] – Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] - 1.340	P2[4] - 1.298	P2[4] - 1.245	V
0b110	RefPower = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.513	2.593	2.672	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.264	1.302	1.340	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.008	V <sub>SS</sub> + 0.038	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.514	2.593	2.674	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	Bandgap	1.264	1.301	1.340	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.028	V
	RefPower = medium	$V_{REFHI}$	Ref High	2 × Bandgap	2.514	2.593	2.676	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.264	1.301	1.340	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.024	V
	RefPower = medium	$V_{REFHI}$	Ref High	2 × Bandgap	2.514	2.593	2.677	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	Bandgap	1.264	1.300	1.340	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS} + 0.003$	V <sub>SS</sub> + 0.021	V
0b111	RefPower = high	$V_{REFHI}$	Ref High	3.2 × Bandgap	4.028	4.144	4.242	V
	Opamp bias = high	$V_{AGND}$	AGND	1.6 × Bandgap	2.028	2.076	2.125	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS} + 0.008$	V <sub>SS</sub> + 0.034	V
	RefPower = high	$V_{REFHI}$	Ref High	3.2 × Bandgap	4.032	4.142	4.245	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.029	2.076	2.126	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.025	V
	RefPower = medium	$V_{REFHI}$	Ref High	3.2 × Bandgap	4.034	4.143	4.247	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.029	2.076	2.126	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.021	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	3.2 × Bandgap	4.036	4.144	4.249	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	1.6 × Bandgap	2.029	2.076	2.126	V
		$V_{REFLO}$	Ref Low	$V_{SS}$	V <sub>SS</sub>	$V_{SS} + 0.003$	$V_{SS} + 0.019$	V

Document Number: 38-12018 Rev. AH Page 31 of 64



Table 20. 3.3-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b000	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.200	V <sub>DD</sub> /2 + 1.290	V <sub>DD</sub> /2 + 1.365	V
	Opamp bias = high	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.030	V <sub>DD</sub> /2	$V_{DD}/2 + 0.034$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.346	V <sub>DD</sub> /2 – 1.292	V <sub>DD</sub> /2 – 1.208	V
	RefPower = high	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.196	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.374	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.029	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.031	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.349	V <sub>DD</sub> /2 – 1.295	V <sub>DD</sub> /2 – 1.227	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.204	V <sub>DD</sub> /2 + 1.293	V <sub>DD</sub> /2 + 1.369	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.030	V <sub>DD</sub> /2	$V_{DD}/2 + 0.030$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.351	V <sub>DD</sub> /2 – 1.297	V <sub>DD</sub> /2 – 1.229	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.189	V <sub>DD</sub> /2 + 1.294	V <sub>DD</sub> /2 + 1.384	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.032	V <sub>DD</sub> /2	$V_{DD}/2 + 0.029$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.353	V <sub>DD</sub> /2 – 1.297	V <sub>DD</sub> /2 – 1.230	V
0b001	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.105	P2[4] + P2[6] – 0.008	P2[4] + P2[6] + 0.095	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.035	P2[4]-P2[6]+ 0.006	P2[4] – P2[6] + 0.053	٧
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.094	P2[4] + P2[6] – 0.005	P2[4] + P2[6] + 0.073	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.033	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.042	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.094	P2[4] + P2[6] – 0.003	P2[4] + P2[6] + 0.075	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.035	P2[4] – P2[6]	P2[4]-P2[6]+ 0.038	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] – 0.095	P2[4] + P2[6] – 0.003	P2[4] + P2[6] + 0.080	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.038	P2[4] – P2[6]	P2[4]-P2[6]+ 0.038	V
0b010	RefPower = high	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.119	$V_{DD} - 0.005$	$V_{DD}$	V
	Opamp bias = high	$V_{AGND}$	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.028$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.029$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.004	V <sub>SS</sub> + 0.022	V
	RefPower = high	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.131	V <sub>DD</sub> – 0.004	$V_{DD}$	V
	Opamp bias = low	$V_{AGND}$	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.028$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.028$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.021	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.111	V <sub>DD</sub> – 0.003	$V_{DD}$	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.029	V <sub>DD</sub> /2	$V_{DD}/2 + 0.028$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	V <sub>SS</sub> + 0.017	V
	RefPower = medium	V <sub>REFHI</sub>	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.128	V <sub>DD</sub> – 0.003	$V_{DD}$	V
	Opamp bias = low	$V_{AGND}$	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.029$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.029$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS} + 0.002$	V <sub>SS</sub> + 0.019	V

Document Number: 38-12018 Rev. AH



Table 20. 3.3-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b011	All power settings. Not allowed for 3.3 V.	-	-	-	_	_	_	-
0b100	All power settings. Not allowed for 3.3 V.	_	_	-	_	_	_	_
0b101	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = V <sub>DD</sub> /2)	P2[4] + 1.214	P2[4] + 1.291	P2[4] + 1.359	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] - 1.335	P2[4] - 1.292	P2[4] - 1.200	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] + 1.219	P2[4] + 1.293	P2[4] + 1.357	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] - 1.335	P2[4] - 1.295	P2[4] - 1.243	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] + 1.222	P2[4] + 1.294	P2[4] + 1.356	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] - 1.337	P2[4] - 1.296	P2[4] - 1.244	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] + 1.224	P2[4] + 1.295	P2[4] + 1.355	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$ )	P2[4] - 1.339	P2[4] - 1.297	P2[4] - 1.244	V
0b110	RefPower = high	V <sub>REFHI</sub>	Ref High	2 × Bandgap	2.510	2.595	2.655	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.276	1.301	1.332	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.006	V <sub>SS</sub> + 0.031	V
	RefPower = high	$V_{REFHI}$	Ref High	2 × Bandgap	2.513	2.594	2.656	V
	Opamp bias = low	$V_{AGND}$	AGND	Bandgap	1.275	1.301	1.331	V
		$V_{REFLO}$	Ref Low	$V_{SS}$	$V_{SS}$	$V_{SS} + 0.004$	V <sub>SS</sub> + 0.021	V
	RefPower = medium	$V_{REFHI}$	Ref High	2 × Bandgap	2.516	2.595	2.657	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	Bandgap	1.275	1.301	1.331	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.017	V
	RefPower = medium	$V_{REFHI}$	Ref High	2 × Bandgap	2.520	2.595	2.658	V
	Opamp bias = low	$V_{AGND}$	AGND	Bandgap	1.275	1.300	1.331	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	V <sub>SS</sub> + 0.015	V
0b111	All power settings. Not allowed for 3.3 V.	_	_	_	_	_	_	_

Document Number: 38-12018 Rev. AH Page 33 of 64



# 10.3.8 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C ≤ T<sub>A</sub> ≤ 85 °C, or 3.0 V to 3.6 V and –40 °C ≤ T<sub>A</sub> ≤ 85 °C, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor unit value (continuous time)	_	12.2	-	kΩ	
$C_{SC}$	Capacitor unit value (switched capacitor)	-	80	-	fF	

#### 10.3.9 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V or 3.3 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT\_CR register. See the PSoC Technical Reference Manual for more information on the VLT\_CR register.

Table 22. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0R</sub> V <sub>PPOR1R</sub> V <sub>PPOR2R</sub>	V <sub>DD</sub> value for PPOR trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.91 4.39 4.55	-	V V V	
V <sub>PPOR0</sub> [16] V <sub>PPOR1</sub> [16] V <sub>PPOR2</sub> [16]	V <sub>DD</sub> value for PPOR trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.82 4.39 4.55	_	V V V	
V <sub>PH0</sub> V <sub>PH1</sub> V <sub>PH2</sub>	PPOR hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	- - -	92 0 0	- - -	mV mV mV	
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V <sub>DD</sub> value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 111b VM[2:0] = 111b	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	2.98 <sup>[17]</sup> 3.08 3.20 4.08 4.57 4.74 <sup>[18]</sup> 4.82 4.91	V V V V V	

<sup>16.</sup> Errata: When V<sub>DD</sub> of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset. More details in "Errata" on page 59.

17. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

18. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



# 10.3.10 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \le T_A \le 85 \,^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40 \,^{\circ}\text{C} \le T_A \le 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 23. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	3	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	3		5.25	V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply current during programming or verify	_	15	30	mA	
$V_{ILP}$	Input low voltage during programming or verify	_	_	8.0	V	
$V_{IHP}$	Input high voltage during programming or verify	2.1	_	_	V	
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	-	-	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	-	-	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output low voltage during programming or verify	_	-	V <sub>SS</sub> + 0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> – 1.0	-	$V_{DD}$	V	
Flash <sub>ENPB</sub>	Flash endurance (per block) <sup>[19]</sup>	50,000	_	-	ı	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[20]</sup>	1,800,000	_	_	1	Erase/write cycles.
Flash <sub>DR</sub>	Flash data retention	10	_	_	Years	

# 10.3.11 DC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$ , or 3.0 V to 3.6 V and  $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^\circ\text{C}$  and are for design guidance only.

Table 24. DC I<sup>2</sup>C Specifications<sup>[21]</sup>

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{\rm ILI2C}$	Input low level	_	Ì	0.3 × V <sub>DD</sub>	>	$3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$
		_	ı	0.25 × V <sub>DD</sub>	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V <sub>IHI2C</sub>	Input high level	0.7 × V <sub>DD</sub>	1	-	V	$3.0 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$

Document Number: 38-12018 Rev. AH Page 35 of 64

<sup>19.</sup> The 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.

20. A maximum of 36 × 50,000 block endurance cycles is allowed. This may be balanced between operations on 36 × 1 blocks of 50,000 maximum cycles each,
36 × 2 blocks of 25,000 maximum cycles each, or 36 × 4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36 × 50,000 and ensure that
no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. See the Flash APIs application note Design Aids – Reading and Writing PSoC® Flash – AN2015 for more information.

21. All GPIOs meet the DC GPIO V<sub>IL</sub> and V<sub>IH</sub> specifications found in the DC GPIO Specifications sections. The I<sup>2</sup>C GPIO pins also meet the mentioned specifications.



# 10.4 AC Electrical Characteristics

#### 10.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$ , or 3.0 V to 3.6 V and  $-40~^\circ\text{C} \le T_\text{A} \le 85~^\circ\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^\circ\text{C}$  and are for design guidance only.

Table 25. AC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO245V</sub>	Internal main oscillator frequency for 24 MHz (5 V)	23.04	24	24.96 <sup>[22]</sup>	MHz	Trimmed for 5 V operation using factory trim values.
F <sub>IMO243V</sub>	Internal main oscillator frequency for 24 MHz (3.3 V)	22.08	24	25.92 <sup>[23]</sup>	MHz	Trimmed for 3.3 V operation using factory trim values.
F <sub>IMOUSB5V</sub>	Internal main oscillator frequency with USB (5 V) Frequency locking enabled and USB traffic present.	23.94	24	24.06	MHz	$-10 \text{ °C} \le T_A \le 85 \text{ °C}$ $4.35 \le V_{DD} \le 5.15$
F <sub>IMOUSB3V</sub>	Internal main oscillator frequency with USB (3.3 V) Frequency locking enabled and USB traffic present.	23.94	24	24.06	MHz	$-0 \text{ °C} \le T_A \le 70 \text{ °C}$ 3.15 $\le V_{DD} \le 3.45$
F <sub>CPU1</sub>	CPU frequency (5 V nominal)	0.093	24	24.96 <sup>[22]</sup>	MHz	SLIMO Mode = 0.
F <sub>CPU2</sub>	CPU frequency (3.3 V nominal)	0.086	12	12.96 <sup>[23]</sup>	MHz	SLIMO Mode = 0.
F <sub>BLK5</sub>	Digital PSoC block frequency (5 V nominal)	0	48	49.92 <sup>[22,24]</sup>	MHz	Refer to the AC digital block Specifications.
F <sub>BLK3</sub>	Digital PSoC block frequency (3.3 V nominal)	0	24	25.92 <sup>[24]</sup>	MHz	
F <sub>32K1</sub>	Internal low speed oscillator frequency	15	32	64	kHz	
F <sub>32K_U</sub>	Internal low speed oscillator untrimmed frequency	5	1	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on this timing
t <sub>XRST</sub>	External reset pulse width	10	_	-	μs	
DC24M	24 MHz duty cycle	40	50	60	%	
DC <sub>ILO</sub>	Internal low speed oscillator duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	_	50	-	kHz	
Fout48M	48 MHz output frequency	46.08	48.0	49.92 <sup>[22,23]</sup>	MHz	Trimmed. Utilizing factory trim values.
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.		-	12.96	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	_	_	250	V/ms	V <sub>DD</sub> slew rate during power-up.
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	_	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
t <sub>jit_IMO</sub> [25]	24 MHz IMO cycle-to-cycle jitter (RMS)	_	200	1200	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	_	900	6000	ps	N=32
	24 MHz IMO period jitter (RMS)	_	200	900	ps	

Document Number: 38-12018 Rev. AH

<sup>22.</sup>  $4.75 \text{ V} < \text{V}_{DD} < 5.25 \text{ V}$ . 23.  $3.0 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ . See application note Adjusting PSoC® Trims for 3.3 V and 2.7 V Operation – AN2012 for information on trimming for operation at 3.3 V. 24. See the individual user module datasheets for information on maximum frequencies for user modules.

<sup>25.</sup> Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products - AN5054 for more information.



# 10.4.2 AC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \leq T_{A} \leq 85 \,^{\circ}\text{C}$ , or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \leq T_{A} \leq 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Table 26. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO operating frequency	0	_	12	MHz	Normal strong mode
t <sub>RiseF</sub>	Rise time, normal strong mode, Cload = 50 pF	3	-	18	ns	V <sub>DD</sub> = 4.5 to 5.25 V, 10% to 90%
t <sub>FallF</sub>	Fall time, normal strong mode, Cload = 50 pF	2	-	18	ns	V <sub>DD</sub> = 4.5 to 5.25 V, 10% to 90%
t <sub>RiseS</sub>	Rise time, slow strong mode, Cload = 50 pF	10	27	_	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%
t <sub>FallS</sub>	Fall time, slow strong mode, Cload = 50 pF	10	22	_	ns	V <sub>DD</sub> = 3 to 5.25 V, 10% to 90%

90%

GPIO
Pin
Output
Voltage

10%

TFallF TFallS

Figure 11. GPIO Timing Diagram

# 10.4.3 AC Full Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-10 \text{ °C} \le T_A \le 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-10 \text{ °C} \le T_A \le 85 \text{ °C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

TRiseF

**TRiseS** 

Table 27. AC Full Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>RFS</sub>	Transition rise time	4	_	20	ns	For 50 pF load
t <sub>FSS</sub>	Transition fall time	4	-	20	ns	For 50 pF load
t <sub>RFMFS</sub>	Rise/fall time matching: (t <sub>R</sub> /t <sub>F</sub> )	90	-	111	%	For 50 pF load
t <sub>DRATEFS</sub>	Full speed data rate	12 – 0.25%	12	12 + 0.25%	Mbps	

Document Number: 38-12018 Rev. AH Page 37 of 64



# 10.4.4 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$ , or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog continuous time PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V.

Table 28. 5-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$				
	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	3.9	μs
	Power = medium, Opamp bias = high	_	_	0.72	μs
	Power = high, Opamp bias = high	_	_	0.62	μs
t <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$				
3071	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	5.9	μs
	Power = medium, Opamp bias = high	_	_	0.92	μs
	Power = high, Opamp bias = high	_	_	0.72	μs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%)(10 pF load, unity gain)				
	Power = low, Opamp bias = low	0.15	_	_	V/µs
	Power = medium, Opamp bias = high	1.7	_	_	V/µs
	Power = high, Opamp bias = high	6.5	_	_	V/µs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%)(10 pF load, unity gain)				
. 0/.	Power = low, Opamp bias = low	0.01	_	_	V/µs
	Power = medium, Opamp bias = high	0.5	_	_	V/µs
	Power = high, Opamp bias = high	4.0	_	_	V/µs
BW <sub>OA</sub>	Gain bandwidth product				
5.1	Power = low, Opamp bias = low	0.75	_	_	MHz
	Power = medium, Opamp bias = high	3.1	_	_	MHz
	Power = high, Opamp bias = high	5.4	_	_	MHz
E <sub>NOA</sub>	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	_	nV/rt-Hz

Table 29. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$				
	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	3.92	μs
	Power = medium, Opamp bias = high	_	_	0.72	μs
t <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$				
	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	5.41	μs
	Power = medium, Opamp bias = high	_	_	0.72	μs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%)(10 pF load, unity gain)				
	Power = low, Opamp bias = low	0.31	_	_	V/µs
	Power = medium, Opamp bias = high	2.7	_	_	V/µs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%)(10 pF load, Unity Gain)				
	Power = low, Opamp bias = low	0.24	_	_	V/µs
	Power = medium, Opamp bias = high	1.8	_	_	V/µs
BW <sub>OA</sub>	Gain bandwidth product				
	Power = low, Opamp bias = low	0.67	_	_	MHz
	Power = medium, Opamp bias = high	2.8	_	_	MHz
E <sub>NOA</sub>	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	-	nV/rt-Hz

Document Number: 38-12018 Rev. AH Page 38 of 64



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 K resistance and the external capacitor.




Figure 12. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 13. Typical Opamp Noise



# 10.4.5 AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$  or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at  $5 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Table 30. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>RLPC</sub>	LPC response time	_	_	50	μs	≥ 50 mV overdrive comparator
						reference set within V <sub>REFLPC</sub> .

### 10.4.6 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 31. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency				ı	
	V <sub>DD</sub> ≥ 4.75 V	-	_	49.92	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	25.92	MHz	
Timer	Input clock frequency				I.	
	No capture, V <sub>DD</sub> ≥ 4.75 V	-	-	49.92	MHz	
	No capture, V <sub>DD</sub> < 4.75 V	-	_	25.92	MHz	
	With capture	-	_	25.92	MHz	
	Capture pulse width	50 <sup>[26]</sup>	_	_	ns	
Counter	Input clock frequency					
	No enable input, V <sub>DD</sub> ≥ 4.75 V	_	_	49.92	MHz	
	No enable input, V <sub>DD</sub> < 4.75 V	ı	_	25.92	MHz	
	With enable input	1	_	25.92	MHz	
	Enable input pulse width	50 <sup>[26]</sup>	_	_	ns	
	Kill pulse width					
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	50 <sup>[26]</sup>	_	-	ns	
	Disable mode	50 <sup>[26]</sup>	_	-	ns	
	Input clock frequency					
	V <sub>DD</sub> ≥ 4.75 V	_	_	49.92	MHz	
	V <sub>DD</sub> < 4.75 V	-	_	25.92	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	V <sub>DD</sub> ≥ 4.75 V	_	_	49.92	MHz	
illous,	V <sub>DD</sub> < 4.75 V	1	_	25.92	MHz	
CRCPRS (CRC Mode)	Input clock frequency	_	-	24.6	MHz	
SPIM	Input clock frequency	_	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	-	-	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 <sup>[26]</sup>	_	_	ns	

### Note

26.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



Table 31. AC Digital Block Specifications (continued)

Function	Description	Min	Тур	Max	Unit	Notes
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency
	V <sub>DD</sub> ≥ 4.75 V, 2 stop bits	_	_	49.92	MHz	divided by 8.
	V <sub>DD</sub> ≥ 4.75 V, 1 stop bit	_	_	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	49.92	MHz	divided by 8.
	V <sub>DD</sub> ≥ 4.75 V, 1 stop bit	_	_	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	-	_	24.6	MHz	

# 10.4.7 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \leq T_{A} \leq 85 \,^{\circ}\text{C}$ , or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \leq T_{A} \leq 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Table 32. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency for USB applications	23.94	24	24.06	MHz	
_	Duty cycle	47	50	53	%	
_	Power-up to IMO switch	150	_	_	μs	

# 10.4.8 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \leq T_{A} \leq 85 \,^{\circ}\text{C}$ , or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \leq T_{A} \leq 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Table 33. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load					
	Power = low	_	_	2.5	μs	
	Power = high	_	_	2.5	μs	
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load					
	Power = low	_	_	2.2	μs	
	Power = high	_	_	2.2	μs	
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load					
	Power = low	0.65	_	_	V/µs	
	Power = high	0.65	_	_	V/µs	
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load					
	Power = low	0.65	_	_	V/µs	
	Power = high	0.65	_	_	V/µs	
BW <sub>OBSS</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load					
	Power = low	8.0	_	_	MHz	
	Power = high	0.8	_	_	MHz	
BW <sub>OBLS</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load					
3 4	Power = low	300	_	_	kHz	
	Power = high	300	_	_	kHz	

Document Number: 38-12018 Rev. AH Page 41 of 64



Table 34. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load					
	Power = low	_	_	3.8	μs	
	Power = high	_	-	3.8	μs	
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load					
	Power = low	_	_	2.6	μs	
	Power = high	_	_	2.6	μs	
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load					
	Power = low	0.5	_	_	V/µs	
	Power = high	0.5	_	_	V/µs	
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load					
	Power = low	0.5	_	_	V/µs	
	Power = high	0.5	_	_	V/µs	
BW <sub>OBSS</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3dB BW, 100 pF load					
	Power = low	0.7	_	_	MHz	
	Power = high	0.7	_	_	MHz	
BW <sub>OBLS</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3dB BW, 100 pF load					
3320	Power = low	200	_	_	kHz	
	Power = high	200	_	_	kHz	

# 10.4.9 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$ , or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \le T_{A} \le 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at to  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

**Table 35. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>RSCLK</sub>	Rise time of SCLK	1	_	20	ns	
t <sub>FSCLK</sub>	Fall time of SCLK	1	_	20	ns	
t <sub>SSCLK</sub>	Data setup time to falling edge of SCLK	40	_	_	ns	
t <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	40	_	_	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
t <sub>ERASEB</sub>	Flash erase time (block)	-	10	_	ms	
t <sub>WRITE</sub>	Flash block write time	-	40	_	ms	
t <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	-	_	45	ns	V <sub>DD</sub> > 3.6
t <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	-	_	50	ns	$3.0 \le V_{DD} \le 3.6$
teraseall	Flash erase time (bulk)	_	40	_	ms	Erase all blocks and protection fields at once
t <sub>PROGRAM_HOT</sub>	Flash block erase + flash block write time	-	_	100 <sup>[27]</sup>	ms	0 °C ≤ Tj ≤ 100 °C
tPROGRAM_COLD	Flash block erase + flash block write time	_	-	200 <sup>[27]</sup>	ms	$-40~^{\circ}\text{C} \le \text{Tj} \le 0~^{\circ}\text{C}$

### Note

Document Number: 38-12018 Rev. AH Page 42 of 64

<sup>27.</sup> For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. See the Flash APIs application note Design Aids – Reading and Writing PSoC® Flash – AN2015 for more information.




# 10.4.10 AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 36. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for V<sub>DD</sub>

Symbol	Description	Standa	rd Mode	Fast Mode		Units	Notes	
	Description	Min	Max	Min	Max	Units	Notes	
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz		
t <sub>HDSTAI2C</sub>	Hold time (repeated) start condition. After this period, the first clock pulse is generated	4.0	-	0.6	_	μs		
t <sub>LOWI2C</sub>	Low period of the SCL clock	4.7	_	1.3	_	μs		
t <sub>HIGHI2C</sub>	High period of the SCL clock	4.0	_	0.6	_	μs		
t <sub>SUSTAI2C</sub>	Setup time for a repeated start condition	4.7	_	0.6	_	μs		
t <sub>HDDATI2C</sub>	Data hold time	0	_	0	_	μs		
t <sub>SUDATI2C</sub>	Data setup time	250	_	100 <sup>[28]</sup>	_	ns		
t <sub>SUSTOI2C</sub>	Setup time for stop condition	4.0	_	0.6	_	μs		
t <sub>BUFI2C</sub>	Bus free time between a stop and start condition	4.7	_	1.3	_	μs		
t <sub>SPI2C</sub>	Pulse width of spikes suppressed by the input filter	_	-	0	50	ns		

Figure 14. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus



### Note

Document Number: 38-12018 Rev. AH Page 43 of 64

<sup>28.</sup> A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns it must meet. This automatically is the case if the device does not stretch the LOW period of the SCL signal. If the device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.



# 10.5 Thermal Impedance

# Table 37. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[29]</sup>
56-Pin QFN <sup>[30]</sup>	12.93 °C/W
68-Pin QFN <sup>[30]</sup>	13.05 °C/W
100-Ball VFBGA	65 °C/W
100-Pin TQFP	51 °C/W

# 10.6 Solder Reflow Peak Specifications

Table 38 shows the solder reflow temperature limits that must not be exceeded.

Table 38. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C
56-Pin QFN	260 °C	30 seconds
68-Pin QFN	260 °C	30 seconds
100-Ball VFBGA	260 °C	30 seconds
100-Pin TQFP	260 °C	30 seconds

Document Number: 38-12018 Rev. AH Page 44 of 64

 <sup>29.</sup> T<sub>J</sub> = T<sub>A</sub> + POWER × θ<sub>JA</sub>.
 30. To achieve the thermal impedance specified for the QFN package, see the Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.



# 11. Development Tool Selection

### 11.1 Software

### 11.1.1 PSoC Designer

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <a href="http://www.cypress.com">http://www.cypress.com</a> and includes a free C compiler.

# 11.1.2 PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

### 11.2 Development Kits

All development kits can be purchased from the Cypress Online Store.

### 11.2.1 CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation, and the software interface enables you to run, halt, and single step the processor, and view the content of specific memory locations. Advance emulation features are also supported through PSoC Designer. The kit includes:

- PSoC Designer software CD
- ICE-Cube in-circuit Emulator
- ICE Flex-Pod for CY8C29x66 family
- Cat-5 adapter
- MiniEval programming board
- 110 ~ 240 V power supply, Euro-Plug adapter
- iMAGEcraft C compiler (registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466-24PXI 28-PDIP chip samples

### 11.3 Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

# 11.3.1 CY3210-MiniProg1

The CY3210-MiniProg1 kit enables you to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample

- 28-Pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### 11.3.2 CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### 11.3.3 CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LTXI PSoC device. The board supports both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB board
- LCD module
- MIniProg programming unit
- Mini USB cable
- PSoC Designer and Example Projects CD
- Getting Started guide
- Wire pack


### 11.4 Device Programmers

All device programmers can be purchased from the Cypress Online Store.

### 11.4.1 CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD





- Getting Started guide
- USB 2.0 cable

11.4.2 CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

# 11.5 Accessories (Emulation and Programming)

Table 39. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit <sup>[31]</sup>	Foot Kit <sup>[32]</sup>	Adapter <sup>[33]</sup>
CY8C24794-24LQXI	56-pin QFN	CY3250-24X94QFN	None	Adapters can be found at http://www.emulation.com.

- 31. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
  32. Foot kit includes surface mount feet that are soldered to the target PCB.
  33. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are found at http://www.emulation.com.




# 12. Ordering Information

Table 40. CY8C24x94 PSoC Device's Key Features and Ordering Information

Package	Package diagram	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
100-pin OCD TQFP <sup>[34]</sup>	51-85048	CY8C24094-24AXI	16 K	1 K	-40 °C to +85 °C	4	6	56	48	2	Yes
56-pin (7 × 7 mm) QFN	001-58740	CY8C24794-24LQXI	16 K	1 K	-40 °C to +85 °C	4	6	50	48	2	No
56-pin (7 × 7 mm) QFN (Tape and Reel)		CY8C24794-24LQXIT	16 K	1 K	–40 °C to +85 °C	4	6	50	48	2	No
56-pin (8 × 8 mm) QFN (Sawn)	001-53450	CY8C24794-24LTXI	16 K	1 K	–40 °C to +85 °C	4	6	50	48	2	No
56-pin (8 × 8 mm) QFN (Sawn) (Tape and Reel)		CY8C24794-24LTXIT	16 K	1 K	–40 °C to +85 °C	4	6	50	48	2	No
56-pin (8 × 8 mm) QFN (Sawn)	001-53450	CY8C24894-24LTXI	16 K	1 K	–40 °C to +85 °C	4	6	49	47	2	Yes
56-pin (8 × 8 mm) QFN (Sawn) (Tape and Reel)		CY8C24894-24LTXIT	16 K	1 K	–40 °C to +85 °C	4	6	49	47	2	Yes
68-pin (8 × 8 mm) QFN (Sawn)	001-09618	CY8C24994-24LTXI	16 K	1 K	–40 °C to +85 °C	4	6	56	48	2	Yes
68-pin QFN (8 × 8 mm) (Sawn) (Tape and Reel)		CY8C24994-24LTXIT	16 K	1 K	-40 °C to +85 °C	4	6	56	48	2	Yes

Note For die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

# 12.1 Ordering Code Definitions



### Note

 $34.\,\mbox{This}$  part may be used for in-circuit debugging. It is NOT available for production.



# 13. Packaging Dimensions

This section illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod dimension drawings at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.




Figure 15. 56-Pin ( $7 \times 7 \times 0.6$  mm) QFN

### NOTES:

- 1. XX HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2, BASED ON REF JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

001-58740 \*A

6.45[0.254]

BOTTOM VIEW

001-53450 \*C



SIDE VIEW TOP VIEW BOTTOM VIEW □ 0.08[0.003] C A 7.90[0.311] 8.10[0.319] 1.00[0.039] MAX. 0.05[0.002] MAX. 7.70[0.303] 7.80[0.307] 0.80[0.031] MAX. 0.20[0.008] REF. PIN1 ID 0.20[0.008] R. <u> Zupooöooloooo</u> 0.80[0.031] <sup>2</sup> <u>0.</u>45[0.018] SOLDERABLE EXPOSED 5.21 0.24[0.009] (4X) 0.60[0.024] 0-12 0.30[0.012] 0.50[0.020] -SEATING PLANE

Figure 16. 56-Pin (8 x 8 mm) QFN

### NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.162g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]

TOP VIEW

4. ALL DIMENSIONS ARE IN MILLIMETERS

5. PACKAGE CODE

PART #	DESCRIPTION
LF56A	STANDARD
LY56A	PB-FREE


001-12921 \*B



-8.00±0.10 43 56 PIN# 1 ID 43 UUUUUUUUUUUU 0.50±0.05 -PIN 1 DOT L<sub>0.25±0.05</sub> 14 29 <u>Manaanaan</u> 0.05 MAX 28 -1.00 MAX NOTES: 0.08 1. MATCH AREA IS SOLDERABLE EXPOSED METAL. - 4.50±0.10 2. REFERENCE JEDEC#: MO-220 3. PACKAGE WEIGHT: 162  $\pm$  16 mg



Figure 18. 68-Pin Sawn QFN (8 × 8 mm × 0.90 mm)




### NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 17  $\pm$  2mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS


001-09618 \*E




Figure 19. 100-Ball (6 x 6 mm) VFBGA



TOP VIEW





REFERENCE JEDEC MO-195C PKG. WEIGHT: TBD (NEW PKG.)

51-85209 \*D



16.00±0.25 SQ 1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH -14.00±0.05 SQ -3.90±0.05 SQ 3.90±0.05 SQ 3.90±0.05 SQ 3.90±0.05 SQ <u>hararararararararara</u> 3. DIMENSIONS IN MILLIMETERS 0° MIN. 0.25 R 0.08 MIN 0.20 MAX. DETAILA 0.20 3 90+0 05 50 NOTE: PKG. CAN HAVE 3.90±0.05 SQ -SEATING PLANE 12\*±1\* (8X) - 1.60 MAX. TOP LEFT CORNER CHAMFER 4 CORNERS CHAMFER 0.20 MAX. SEE DETAIL A

Figure 20. 100-Pin (14 × 14 × 1.4 mm) TQFP

51-85048 \*G

# **Important Note**

- For information on the preferred dimensions for mounting QFN packages, see the Application Note, *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at http://www.amkor.com.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



# 14. Acronyms

# 14.1 Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	POR	power-on reset
CT	continuous time	PPOR	precision power-on reset
DAC	digital-to-analog converter	PRS	pseudo-random sequence
DC	direct current	PSoC <sup>®</sup>	Programmable System-on-Chip™
DTMF	dual-tone multi-frequency	PWM	pulse-width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	SAR	successive approximation register
ICE	in-circuit emulator	SC	switched capacitor
IDE	integrated development environment	SLIMO	slow IMO
ILO	internal low-speed oscillator	SOIC	small-outline integrated circuit
IMO	internal main oscillator	SPI™	serial peripheral interface
I/O	input/output	SRAM	static random-access memory
IrDA	infrared data association	SROM	supervisory read-only memory
ISSP	In-System Serial Programming	TQFP	thin quad flat pack
LCD	liquid crystal display	UART	universal asynchronous receiver / transmitter
LED	light-emitting diode	USB	universal serial bus
LPC	low power comparator	VFBGA	very fine-pitch ball grid array
LVD	low-voltage detect	WDT	watchdog timer
MAC	multiply-accumulate	XRES	external reset
MCU	microcontroller unit		,

Document Number: 38-12018 Rev. AH Page 53 of 64



### 15. Document Conventions

### 15.1 Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	mV	millivolt
dB	decibels	nA	nanoampere
fF	femtofarad	ns	nanosecond
kHz	kilohertz	nV	nanovolt
kΩ	kilohms	Ω	ohms
MHz	megahertz	pA	picoampere
μΑ	microampere	pF	picofarad
μS	microsecond	ps	picosecond
μV	microvolt	%	percent
mA	milliampere	rt-Hz	root hertz
mm	millimeter	V	volt
ms	millisecond	W	watt

### 15.2 Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

# 16. Glossary

active high

- 1. A logic signal having its asserted state as the logic 1 state.
- 2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital (ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.

API (Application Programming Interface) A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

Bandgap reference

A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.



buffer

bus

block 1. A functional unit that performs a single function, such as an oscillator.

2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or

an analog PSoC block.

1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.

2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.

3. An amplifier used to lower the output impedance of a system.

1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.

2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].

One or more conductors that serve as a common connection for a group of related devices.

clock The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to

synchronize different logic blocks.

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy comparator

predetermined amplitude requirements.

compiler A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU\_F register, is set to '1'.

crystal oscillator An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less

sensitive to ambient temperature than other circuit components.

check (CRC)

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus A bi-directional set of signals used by a computer to convey information from a memory location to the central

processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

A hardware and software system that allows the user to analyze the operation of the system under development. debugger

A debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band A period of time when neither of two or more signals are in their active state or in transition.

digital blocks The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator,

pseudo-random number generator, or SPI.

digital-to-analog (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.



external reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

( .... = 5)

flash An electrically programmable and erasable, non-volatile technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power

is off

Flash block The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash

space that may be protected. A Flash block holds 64 bytes.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

I<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated

Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with

resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect A circuit that senses  $V_{DD}$  and provides an interrupt to the system when  $V_{DD}$  falls lower than a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the Flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in

width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.

microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a

microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

Document Number: 38-12018 Rev. AH Page 56 of 64



modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked loop (PLL)

An electronic circuit that controls an **oscillator** so that it maintains a constant phase angle relative to a reference signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port A group of pins, usually eight.

power on reset (POR)

A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is one type of

hardware reset.

PSoC<sup>®</sup> Cypress Semiconductor's PSoC<sup>®</sup> is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied measurand

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a know state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.



SRAM An acronym for static random access memory. A memory device allowing users to store and retrieve data at a

high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains

unchanged until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code,

operating from Flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tristate A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 $V_{DD}$  A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.

V<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



# 17. Errata

This section describes the errata for the CY8C24x94 device. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

#### Part Numbers Affected

Part Number
CY8C24x94

### CY8C24x94 Errata Summary

The following table defines the errata applicability to available devices.

Items	Part Number
1. The DP line of the USB interface may pulse low when the PSoC device wakes from sleep causing an unexpected wake-up of the host computer.	CY8C24x94
2. Invalid Flash reads may occur if Vdd is pulled to -0.5 V just before power on	CY8C24x94
3. PMA Index Register fails to auto-increment with CPU_Clock set to SysClk/1 (24 MHz).	CY8C24x94

The DP line of the USB interface may pulse low when the PSoC device wakes from sleep causing an unexpected wake-up
of the host computer.

### **■ PROBLEM DEFINITION**

When the device is operating at 4.75 V to 5.25 V and the 3.3 V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The 15-20 µs low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up.

### ■ TRIGGER CONDITION(S)

The bandgap reference voltage used by the 3.3 V regulator decreases during sleep due to leakage. Upon device wake up, the bandgap is reenabled and after a delay for settling, the 3.3 V regulator is enabled. On some devices the 3.3 V regulator that is used to generate the USB DP signal may be enabled before the bandgap is fully stabilized. This can cause a low pulse on the regulator output and DP signal line until the bandgap stabilizes. In applications where Vdd is 3.3 V, the regulator is not used and therefore the DP low pulse is not generated.

### **■ WORKAROUND**

To prevent the DP signal from pulsing low, keep the bandgap enabled during sleep. The most efficient method is to set the No Buzz bit in the OSC\_CR0 register. The No Buzz bit keeps the bandgap powered and output stable during sleep. Setting the No Buzz bit results in nominal 100 µA increase to sleep current. Leaving the analog reference block enabled during sleep also resolves this issue because it forces the bandgap to remain enabled. An example for disabling the No Buzz bit is listed below.

### **Assembly**

```
M8C_SetBank1
    or reg[OSC_CR0], 0x20
    M8C_SetBank0

C
OSC_CR0 |= 0x20;
```

# 2. Invalid Flash reads may occur if Vdd is pulled to -0.5 V just before power on

# **■ PROBLEM DEFINITION**

When Vdd of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset.

### ■ TRIGGER CONDITION(S)

When Vdd is pulled below ground before power on, an internal Flash reference may deviate from its nominal voltage. The reference deviation tends to result in the first Flash read from that page returning 0xFF. During the first read from each page, the reference is reset resulting in all future reads returning the correct value. A short delay of 5 µs before the first real read provides time for the reference voltage to stabilize.



### **■ WORKAROUND**

To prevent an invalid Flash read, a dummy read from each Flash page must occur before use of the pages. A delay of 5 µs must occur after the dummy read and before a real read. The dummy reads occurs as soon as possible and must be located in Flash page 0 before a read from any other Flash page. An example for reading a byte of memory from each Flash page is listed below. Placed it in boot.tpl and boot.asm immediately after the 'start:' label.

### 3. PMA Index Register fails to auto-increment with CPU\_Clock set to SysClk/1 (24 MHz).

### **■ PROBLEM DEFINITION**

When the device is operating at 4.75 to 5.25 V and the CPU\_Clock is set to SysClk/1 (24 MHz), the USB PMA Index Register may fail to increment automatically when used in an OUT endpoint configuration at Full-Speed. When the application program attempts to use the bReadOutEP() function the first byte in the PMA buffer is always returned.

### **■ TRIGGER CONDITION(S)**

An internal flip-flop hold problem associated with Index Register increment function. All reads of the associated RAM originate from the first byte. The hold problem has no impact on other circuits or functions within the device.

### ■ WORKAROUND

To make certain that the index register properly increments, set the CPU\_Clock to SysClk/2 (12 MHz) during the read of the PMA buffer. An example for the clock adjustment method is listed below.

PSoC Designer™ 4.3 User Module workaround: PSoC Designer Release 4.3 and subsequent releases includes a revised full-speed USB User Module with the revised firmware work-around included (see example below).

```
;; 24 MHz read PMA workaround
; ;
M8C_SetBank1
mov A, reg[OSC_CR0]
and A, 0xf8 ; clear the clock bits (briefly chg the cpu_clk to 3 MHz)
or A, 0x02; will set clk to 12Mhz
mov reg[OSC_CR0], A ; clk is now set at 12 MHz
M8C_SetBank0
.loop:
   mov A, reg[PMA0_DR]; Get the data from the PMA space
   mov [X], A; save it in data array
   inc X ; increment the pointer
   dec [USB_APITemp+1] ; decrement the counter
   jnz .loop ; wait for count to zero out
;;
;; 24MHz read PMA workaround (back to previous clock speed)
pop A ; recover previous reg[OSC_CR0] value
M8C SetBank1
mov reg[OSC_CR0], A ; clk is now set at previous value
M8C SetBank0
;;
;;
     end 24Mhz read PMA workaround
```



# 18. Document History Page

Document Document	Title: CY8C Number: 38	24094, CY8 3-12018	C24794, CY8C	24894, CY8C24994 PSoC <sup>®</sup> Programmable System-on-Chip™
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	133189	NWJ	01/27/2004	New silicon and new document – Advance datasheet.
*A	251672	SFV	See ECN	First Preliminary datasheet. Changed title to encompass only the CY8C24794 because the CY8C24494 and CY8C24694 are not being offered by Cypress
*B	289742	HMT	See ECN	Add standard DS items from SFV memo. Add Analog Input Mux on pinouts. 2 MACs. Change 512 bytes of SRAM to 1 K. Add dimension key to package. Remove HAPI. Update diagrams, registers and specs.
*C	335236	НМТ	See ECN	Add CY logo. Update CY copyright. Update new CY.com URLs. Re-add ISSI programming pinout notation. Add Reflow Temp. table. Update features (MAC Oscillator, and voltage range), registers (INT_CLR2/MSK2, second MAC), an specs. (Rext, IMO, analog output buffer).
*D	344318	HMT	See ECN	Add new color and logo. Expand analog arch. diagram. Fix I/O #. Update Electrical Specifications.
*E	346774	HMT	See ECN	Add USB temperature specifications. Make datasheet Final.
*F	349566	HMT	See ECN	Remove USB logo. Add URL to preferred dimensions for mounting MLF packages.
*G	393164	HMT	See ECN	Add new device, CY8C24894 56-pin MLF with XRES pin. Add Fimousb3v cha to specs. Upgrade to CY Perform logo and update corporate address and copyright.
*H	469243	HMT	See ECN	Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Update Low Output Level maximum I/OL budget. Add FLS_PR1 to Register Map Bank 1 for users to specify which Flas bank should be used for SROM operations. Add two new devices for a 68-pi QFN and 100-ball VFBGA under RPNs: CY8C24094 and CY8C24994. Add tw packages for 68-pin QFN. Add OCD non-production pinouts and package diagrams. Update CY branding and QFN convention. Add new Dev. Tool section. Update copyright and trademarks.
*	561158	HMT	See ECN	Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add CY8C20x34 to PSoC Device Characteristics table. Add detailed dimensions t 56-pin QFN package diagram and update revision. Secure one package diagram/manufacturing per QFN. Update emulation pod/feet kit part numbers Fix pinout type-o per TestTrack.
*J	728238	НМТ	See ECN	Add CapSense SNR requirement reference. Update figure standards. Updat Technical Training paragraphs. Add QFN package clarifications and dimensions. Update ECN-ed Amkor dimensioned QFN package diagram revisions Reword SNR reference. Add new 56-pin QFN spec.
*K	2552459	AZIE / PYRS	08/14/08	Add footnote on AGND descriptions to avoid using P2[4] for digital signaling a it may add noise to AGND. Remove reference to CMP_GO_EN1 in Map Ban 1 Table on Address 65; this register has no functionality on 24xxx. Add footnot on die sales. Add description 'Optional External Clock Input' on P1[4] to matc description of P1[4].
*L	2616550	OGNE / PYRS	12/05/08	Updated Programmable Pin Configuration detail. Changed title from PSoC® Mixed-Signal Array to PSoC® Programmable System-on-Chip™
*M	2657956	DPT / PYRS	02/11/09	Added package diagram 001-09618 and updated Ordering Information table

Document Number: 38-12018 Rev. AH Page 61 of 64



# 18. Document History Page (continued)

	Title: CY80 Number: 3		C24794, CY8C	24894, CY8C24994 PSoC <sup>®</sup> Programmable System-on-Chip™
*N	2708135	BRW	05/18/2009	Added Note in the Pin Information section on page 8. Removed reference to Hi-Tech Lite Compiler in the section Development Tools Selection on page 42.
*0	2718162	DPT	06/11/2009	Added 56-Pin QFN (Sawn) package diagram and updated ordering information
*P	2762161	RLRM	09/10/2009	Updated the following parameters: DC <sub>ILO,</sub> F32K_U, F <sub>IMO6</sub> , T <sub>POWERUP</sub> , T <sub>ERASE_ALL</sub> , T <sub>PROGRAM_HOT</sub> , and T <sub>PROGRAM_COLD</sub> . Added SR <sub>POWER_UP</sub> parameter in AC specs table
*Q	2768530	RLRM	09/24/09	Ordering Information table: Changed XRES Pin value for CY8C24894-24LTXI and CY8C24894-24LTXIT to 'Yes'.
*R	2817938	KRIS	11/30/09	Ordering Information: Updated CY8C24894-24LTXI and CY8C24894-24LTXIT parts as Sawn and updated the Digital I/O and Analog Pin values Added Contents page. Updated 68 QFN package diagram (51-85124)
*S	2846641	RLRM	1/12/10	Added package diagram 001-58740 and updated Development Tools section
*T	2867363	ANUP	01/27/10	Modified Note 9 to remove voltage range 2.4 V to 3.0 V
*U	2901653	NJF	03/30/2010	Updated Cypress website links Added T <sub>XRST</sub> , DC24M, T <sub>BAKETEMP</sub> and T <sub>BAKETIME</sub> parameters Removed reference to 2.4 V Removed sections 'Third Party Tools' 'Build a PSoC Emulator into your Board Updated package diagrams Removed inactive parts from ordering information table.
*V	2938528	VMAD	05/28/2010	Updated content to match current style guide and datasheet template. No technical updates
*W	3028596	NJF	09/20/10	Added PSoC Device Characteristics table. Added DC I <sup>2</sup> C Specifications table. Added F <sub>32K U</sub> max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I <sup>2</sup> C Timing Diagram. They were updated for clearer understanding. Updated Figure 12 since the labelling for y-axis was incorrect. Template and styles update.
*X	3082244	NXZ	11/09/2010	Sunset review; no updates.
*Y	3111357	BTK/NJF/ ARVM	12/15/10	Updated solder reflow specifications. Removed F <sub>IMQ6</sub> spec from AC chip-level specifications table. Removed the following pruned parts from the ordering information table and their references in the datasheet. 1) CY8C24794-24LFXI 2) CY8C24794-24LFXIT 3) CY8C24894-24LFXI 4) CY8C24894-24LFXIT
*Z	3126167	BTK / ANBA / PKS	01/03/11	Updated ordering information. Removed the package diagram spec 51-85214 since there are no MPNs in the ordering information table that corresponds with this package. Updated ordering code definitions for clearer understanding.
AA	3367463	BTK / GIR	09/22/11	Updated V <sub>REFHI</sub> values for parameter '0b100' under Table 19 on page 29. Updated text under Table 19 on page 29. The text "Pin must be left floating" is included under Description of NC pin in Table 4 on page 10, Table 6 on page 12, Table 7 on page 14, and Table 8 on page 16. Updated Table 38 on page 44 to give more clarity.
AB	3404970	MATT	10/13/11	Removed prune device CY8C24994-24BVXI from Ordering Information.
AC	3461872	CSAI	12/13/2011	Sunset review; no content update



# 18. Document History Page (continued)

AD	3503402	PMAD	01/20/2012	Updated V <sub>OH</sub> and V <sub>OL</sub> section in Table 12.
AE	3545509	PSAI	03/08/2012	Updated link to 'Technical reference Manual'.
AF	3862667	CSAI	01/09/2013	Updated Ordering Information (Updated part numbers).  Updated Packaging Dimensions: spec 001-53450 – Changed revision from *B to *C. spec 001-09618 – Changed revision from *D to *E. spec 51-85048 – Changed revision from *E to *G.
AG	3979302	CSAI	04/23/2013	Updated Packaging Dimensions: spec 001-58740 – Changed revision from ** to *A. Added Errata.
AH	4074544	CSAI	07/23/2013	Added Errata Footnotes (Note 14, 16)  Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 14 and referred the same note in "Sleep Mode" in description of ISB parameter in Table 11. Updated DC POR and LVD Specifications: Added Note 16 and referred the same note in VPPOR0, VPPOR1, VPPOR2 parameters in Table 22.

Document Number: 38-12018 Rev. AH Page 63 of 64



# 19. Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

# PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-12018 Rev. AH Revised July 23, 2013 Page 64 of 64