
File Number 1662



High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Presettable Synchronous 4-Bit Up/Down Counters

CD54/74HC/HCT190 BCD Decade Counter CD54/74HC/HCT191 Binary Counter

Type Features:

- Synchronous counting and asynchronous loading
- Two outputs for n-bit cascading
- Look-ahead carry for high-speed counting

The RCA-CD54/74HC/HCT190/191 are asynchronously presettable BCD Decade and Binary Up/Down synchronous counters, respectively.

Presetting the counter to the number on preset data inputs (P0-P3) is accomplished by a Low asynchronous parallel load input (\overline{PL}). Counting occurs when \overline{PL} is high, Count Enable (\overline{CE}) is low, and the Up/Down (\overline{U}/D) input is either low for up-counting or high for down-counting. The counter is incremented or decremented synchronously with the low-to-high transition of the clock.


When an overflow or underflow of the counter occurs the Terminal Count output (TC), which is low during counting, goes high and remains high for one clock cycle. This output can be used for look-ahead carry in high-speed cascading (see Fig. 6). The TC output also initiates the Ripple Clock. (RC) output which, normally high, goes low and remains low for the low-level portion of the clock pulse. These counters can be cascaded using the Ripple Clock output as shown in Fig. 7.

If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one or two counts as shown in state diagrams.

The CD54HC/HCT190 and the CD54HC/HCT191 are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT190 and the CD74HC/HCT191 are supplied in a 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). The CD54/74HC/HCT190 and the CD54/74HC/HCT191 are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range): Standard Outputs - 10 LSTTL Loads Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range: CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types: 2 to 6 V Operation High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC}, @ V_{CC} = 5 V
- CD54HCT/CD74HCT Types: 4.5 to 5.5 V Operation Direct LSTTL Input Logic Compatibility V_{IL} = 0.8 V Max., V_{IH} = 2 V Min. CMOS Input Compatibility I_I ≤ 1 µA @ V_{OL}, V_{OH}



HC/HCT190, HC/HCT191 TERMINAL ASSIGNMENT

This data sheet is applicable to the CD54HC190, CD74HC190, CD74HC190, CD54HC191, and CD54HC191. The CD54HCT190 was not acquired from Harris Semiconductor. See SCHS192 for information on the CD74HC191 and CD74HC191.




Fig. 1 - Logic diagram for HC/HCT190 (continued on next page).




Fig. 2 - Logic diagram for HC/HCT191 (continued on next page).




Fig. 1 - Logic diagram for HC/HCT190 (continued from previous page).





Fig. 2 - Logic diagram for HC/HCT191 (continued from previous page).



TRUTH TABLE

	Inp	uts		Function
PL	CE	U/D	CP	
Н	Ĺ	L	5	Count Up
Н	L	Н		Count Down
L	x	ĺχ	Х	Asyn. Preset
lн	Н	х	х	No Change

Note

Ū/D or CE should be changed only when clock is high.

___Low-to-high clock ___ transition.

X = Don't care.

Fig. 3 - Flip-flop cell for HC/HCT190 and HC/HCT191.

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE, (Vcc):	051-171/
(Voltages referenced to ground)	0.5 to +/ V
The IMPUT DIGDE CHERENT I (FOR V \leq -0.5 V OR V: \geq Vec +0.5 V)	±20 m/s
BC OUTBUT DIODE CHRRENT In (FOR $V_{c} \le -0.5 \text{ V OR } V_{c} > V_{cc} +0.5 \text{ V}) \dots$	
DO DOAIN CHORENT DEPICITIFIT (In) /FOR -0.5 V < Voc +0.5 V)	· · · · · · · · · · · · · · · · · · ·
DC V _{CC} OR GROUND CURRENT, (I _{CC})	±50 MA
DOMED DISCIPATION DEP BACKAGE (Pa)	
For T _A = -40 to +60°C (PACKAGE TYPE E)	
EarT = 460 to 485°C (PACKAGE TYPE E)	. Defate Linearly at 6 miles
Cart - 56 to 1100°C (PACKAGE TYPE F. H)	
For T ₂ = +100 to +125°C (PACKAGE TYPE F. H)	Defate Linearly at 0 mm. O to 000 mm
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mw
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	55.1
PACKAGE TYPE F, H	-55 to +125°C
PACKAGE TYPE F M	40 to +85°C
STORAGE TEMPERATURE (Tatg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.	+265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	+300°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIA	UNITS	
CHARACTERISTIC	MIN.	MAX.	011113
Supply-Voltage Range (For T _A =Full Package Temperature Range)	-		
V _{CC} :*			
CD54/74HC Types	2	6	l v
CD54/74HCT Types	4.5	5.5	<u> </u>
DC Input or Output Voltage, V _I , V _O	0	V _{cc}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r ,t _r :			
at 2 V	0	1000	
at 4.5 V	0	500	ns
at 6 V	0	400	

^{*}Unless otherwise specified, all voltages are referenced to Ground.

STATIC ELECTRICAL CHARACTERISTICS

				CD	74HC 74HC	190/C 191/C	D541	IC190)				CD74HCT190/CD54HCT190 CD74HCT191/CD54HCT191										
		1	TEST IDITIOI	vs.	l	C/54 TYPE		741 TY		54F TY		TEST	ONS	74HCT/54HC1 TYPE						74HCT TYPE		ICT PE	
CHARACTERISTI	CS	V,	l _o	Vcc	١.	25°C	:	-44 +85		-5: +12:		٧ı	V∞		+25° C		-40. +85°		-55/ +125°C		UNITS		
		v	mA	٧	Min	Тур	Max	Min	Max	Min	Max	٧	٧	Min	Тур	Max	Min	Max	Min	Max			
High-Level				2	1.5			1.5	_	1.5	_		4.5										
Input Voltage	VIH			4.5	3.15	<u>-</u> _		3.15	_	3.15			to	2	_	_	2	-	2	<u>-</u>	v		
				6	4.2	_	_	4.2	_	4.2	_		5.5										
Low-Level				2		_	0.5	_	0.5	_	0.5		4.5										
Input Voltage	V _{IL}			4.5	_	-	1.35	_	1.35	_	1.35	_	to	_	_	0.8	_	0.8	_	0.8	V		
,				6		_	1.8	_	1.8	_	1.8		5.5										
High-Level		VIL		2	1.9		_	1.9	_	1.9	_	ViL											
Output Voltage	Vон	or	-0.02	4.5	4.4	_	_	4.4	_	4.4	_	or	4.5	4.4	-	_	4.4	_	4.4	_	v		
CMOS Loads		V		6	5.9	_	_	5.9	_	5.9	_	Viiii								1			
		VIL										ViL											
TTL Loads		or	4	4.5	3.98	_	_	3.84	_	3.7	_	or	4.5	3.98	3	_	3.84	_	3.7	_	V		
."		VIII	-5.2	6	5.48	_	_	5.34	_	5.2	_	ViH											
Low-Level		V _{IL}		2	_	_	0.1	_	0.1	_	0.1	Vic											
Output Voltage	VoL	or	0.02	4.5	_	_	0.1	_	0.1	_	0.1	or	4.5	_	_	0.1	_	0.1	_	0.1	v		
CMOS Loads		VIH		6	_		0.1	_	0.1	_	0.1	VIH											
		VIL										Vil											
TTL Loads		or	4	4.5	_	_	0.26	_	0.33	_	0.4	or	4.5	_	_	0.26	_	0.33	_	0.4	v		
		ViH	5.2	6	_	_	0.26	_	0.33	_	0.4	ViH											
Input Leakage Current	l ₁	V _{cc} or Gnd		6	_	_	±0.1	-	±1	_	±1	Any Voltage Between V _{cc} and Gnd	5.5	_		±0.1		±1	_	±1	μΑ		
Quiescent Device Current	lcc	V _{cc} or Gnd	0	6	-	_	8		80		160	V _{cc} or Gnd	5.5			8	-	80	_	160	μΑ		
Additional Quiescent Device Current per Input Pin: 1 Unit Load	Δlcc*		•							-		V _{cc} -2.1	4.5 to 5.5	_	100	360	_	450	_	490	μΑ		

^{*}For dual-supply systems theoretical worst case (V_t = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
P0-P3	0.4
CP	1.5
PL	1.5
Ū/D	1.2
CE	1.5

^{*}Unit load is Δ I_{CC} limit specified in Static Characteristics Chart, e.g., 360 μ A max. @ 25° C.

PREREQUISITE FOR SWITCHING FUNCTION

				25	°C		-40°C to +85°C				-55°C to +125°C				
CHARACTERISTIC	SYMBOL	Vcc	н	С	н	СТ	741	нс	74F	ICT	54	нс	541	ICT	UNITS
!			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Setup Time		2	60	_	_	_	75	_	-	—	90	—		-	
Pn to PL		4.5	12	_	12	-	15	—	15	-	18	_	18	-	
		6	10		_		13	_	_	-	15	_			ł
		2	60	_	-	-	75	-	-	-	90	-		-	
CE to CP	tsu	4.5	12	_	12	-	15	-	15	-	18	-	18	-	ļ
		6	10		_		13	_	_		15	-	-		
		2	90	_	-	-	115	-	_	_	135	-	_	_	
U/D to CP		4.5	18	_	18	-	23	-	23	-	27	-	27	-	
		6	15		_		20	<u> -</u>			23	┝═	 = -	_	
Hold Time		2	2	-	-	-	2	-	—	-	2	-	-		
Pn to PL		4.5	2	-	2	-	2	-	2	-	2	-	2	-	
		6	2		<u> </u>	_	2	=	-	-	2	 -	 -	 -	ns
		2	2	-	-	-	2	-	-	-	2	-	-	-	
CE to CP	tн	4.5	2	-	2	-	2	-	2	-	2	-	2	_	
]	6	2		_	_	2	-	-	-	2	 -	-	 	4
		2	0	-	-	-	0	-	-	-	0	-	-	-	1
U/D to CP		4.5	0	-	0	-	0		0	-	0	-	0	-	
		6	0		-	-	0	<u> </u>		 - -	0	┼	 -	┼ <u></u>	
		2	6		-	-	5	-	-	-	4	-	-	-	
Maximum Frequency*	fmax	4.5	30	-	30	-	25	-	25	-	20	-	20	-	MHz
		6	35	-	 -		29	 -	-	 -	23	 -	-	-	-
		2	60	-	-	-	75	-	-	-	90	-	-	-	
Recovery Time	TREC	4.5	12	-	12	-	15	-	15	-	18	-	18	-	
<u></u>		6	10	<u> </u>	-	<u> </u>	13	+-	 - -	 -	15	 	-	+-	1
		2	80	-	-	-	100	-	_	-	120		-	-	
CP Pulse Width	tw	4.5	16	-	16	-	20	-	20	-	24	-	24	-	ns
	ļ	6	14	-	=	 -	17	1-	-	 - -	20	+-		+=	1
_		2	100	-	-	-	125	-	-	-	150	1	_	-	
PL Pulse Width	tw	4.5	20	-	20	-	25	-	25	-	30	-	30	-	
		6	17	1 -	1-	<u> </u>	21	1 -	<u> </u>	<u> </u>	*26	1_	1-	1 -	

^{*}Applies to non-cascaded operation only. With cascaded counters clock-to-terminal count propagation delays, count enable (CE)-to-clock set-up times, and count enable (CE)-to-clock hold times determine max. clock frequency. For example, with these HC devices:

$$f_{mex}$$
 (CP) = $\frac{1}{\text{CP-to-TC prop. delay + }\overline{\text{CE}}\text{-to-CP setup + }\overline{\text{CE}}\text{-to-CP Hold}} = \frac{1}{42 + 12 + 2} \approx 18 \text{ MHz}$

SWITCHING CHARACTERISTICS ($V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, Input t_i , $t_i = 6 \text{ ns}$)

			TYPICAL VALUES							
CHARACTERISTIC	SYMBOL	F	IC	н	UNITS					
		190	190 191 19			191				
Propagation Delay (C _L = 15 pF)										
PL to Qn		16	16	17	17 16					
Pn to Qn		. 14	14	16]				
CP to Qn		14	14 14	14	14]				
CP to RC	t _{PLH}	10	10	11	11	ns				
CP to TC	t _{PHL}	18	18	18	18]				
U/D to RC	· ·	12	12	12	12]				
U/D to TC		13	13	16	16"]				
CE to RC		10	10	11	11	<u></u>				
Power Dissipation Capacitance	C _{PD} *	59	55	78	68	pF				


^{*}C_{PD} is used to determine the power consumption, per package.

PD=C_{PO} V_{cc}² fi + ∑ (C_L V_{cc}² fo) where: f_i=input frequency f_o=output frequency C_L=output load capacitance V_{cc}=supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

				25	°C		7	10°C t	o +85°	°C	-5				
CHARACTERISTIC	SYMBOL	V∝	нс		нст		74HC		74HCT		54HC		54HCT		UNITS
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	tech	2	—	195	_	_	_	245	_	_	_	295	-	<u> </u>	
PL to Qn	tPHL	4.5	_	39	_	40	_	49	-	50	_	59	-	60	
		6	_	33				42				50	_		
	t _{PLH}	2	-	175	_	-	-	220	_	-		265	-	-	
Pn to Qn	t _{PHL}	4.5	—	35	_	38		44	-	48	-	53	-	57	
		6		30				37		_		45			
	telH	2	—	170	_		_	215	_	_	_	255	-	-	
CP to Qn	tehl	4.5	—	34		35		43	-	44	_	51	-	53	
		6		29				37	-		_	43	_		
_	t _{PLH}	2		125	_	-	-	155	-	-	-	190	-	-	
CP to RC	t _{PHL}	4.5	—	25	-	27	-	31	-	34		38	-	41	
		6		21				26		_		32			
	tpLH	2	—	210			-	265		-	-	315	-	-	
CP to TC	t _{PHL}	4.5	-	42		42		53	-	53		63	-	63	ns
		6		36]	_	45				54			
	tpLH	2	_	150	_		_	190	-	_		225	-	-	
U/D to RC	t _{PHL}	4.5	—	30	-	30		38	-	38	-	45	-	45	
· · · · · · · · · · · · · · · · · · ·		6		26	_			33		-		38	_		
	tpLH	2	—	165			-	205	_	-	-	250	-	-	
U/D to TC	tpHL	4.5	_	33	_ ,	38	-	41	-	48	-	50	-	57	
		6		28	_			35				43	_		
	tpLH	2	_	125	-			155		-	-	190	-	-	
CE to RC	t _{PHL}	4.5	_	25	-	27	-	31	-	34	-	38	-	41	
		6		21	-			26				32	_		
Output Transition	tTLH	2	_	75	-	-	-	95	-	-	-	110	-	-	
Time	t _{THL}	4.5	_	15		15	-	19		19		22	-	22	
Qn, TC, RC		6		13				16				19			
Input Capacitance	Cı	_	_	10	_	10		10]	10	_	10	_	10	pF

TIMING DIAGRAMS



- (1) Load (preset) to BCD seven
- (3) Inhibit (2) Count up to eight, nine, zero, one and two ! (4) Count down to one, zero, nine, eight, and sever

Fig. 4 - HC/HCT190 decade counters typical load, count, and inhibit sequences.





Fig. 6 - Sychronous n-stage counter with parallel gated Terminal Count.



PRESET P3 | CLOCK DOWN/UP **TERMINAL COUNT** LOAD (3) Inhibit (4) Count down to one, zero, fifteen

(1) Load (preset) to binary thirteen (2) Count up to fourteen, fifteen, zero, one, and two fourteen, and thirteen

Fig. 5 - HC/HCT191 binary counters typical load, count, and inhibit sequences.






Fig. 7 - Synchronous n-stage counter using ripple clock.



NOTE: ILLEGAL STATES IN BCD COUNTERS CORRECTED IN ONE OR TWO COUNTS.

92CM-40338

Fig. 8 - HC/HCT190 State Diagrams.



	54/74HC	54/74HCT
Input Level	VCC	3 V
Switching Voltage, Vs	50% VCC	1.3 V

Fig. 9 - Transition, propagation delay, setup and hold, and recovery times.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated