

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



8-Mbit (512K × 16) Static RAM

Features

■ Thin small outline package (TSOP) I package configurable as 512K × 16 or 1M × 8 static RAM (SRAM)

■ High speed: 45 ns

■ Temperature ranges

□ Industrial: -40 °C to +85 °C
□ Automotive-A: -40 °C to +85 °C
□ Automotive-E: -40 °C to +125 °C

■ Wide voltage range: 2.20 V to 3.60 V■ Pin compatible with CY62157DV30

■ Ultra low standby power

Typical standby current: 2 μA

Maximum standby current: 8 μA (Industrial)

■ Ultra low active power

□ Typical active current: 6 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features

■ Automatic power down when deselected

■ Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power

Available in Pb-free and non Pb-free 48-ball very fine-pitch ball grid array (VFBGA), Pb-free 44-pin thin small outline package (TSOP) II and 48-pin TSOP I packages

Functional Description


The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm I\!B}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (CE $_1$ HIGH or CE $_2$ LOW or both BHE and BLE are HIGH). The input or output pins (I/O $_0$ through I/O $_{15}$) are placed in a high impedance state when the device is deselected (CE $_1$ HIGH or CE $_2$ LOW), the outputs are disabled (OE HIGH), Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is active (CE $_1$ LOW, CE $_2$ HIGH and WE LOW).

To write to the device, take Chip Enable (\overline{CE}_1 LOW and CE_2 <u>HIGH</u>) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$) is written into the location specified on the address pins (A_0 through A₁₈). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O $_8$ through I/O $_{15}$) is written into the location specified on the address pins (A_0 through A₁₈).

To read from the device, take Chip Enable ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram



CY62157EV30 MoBL



Contents

| Pin Configurations | 3 |
|--------------------------------|---|
| Product Portfolio | 3 |
| Maximum Ratings | 4 |
| Operating Range | 4 |
| Electrical Characteristics | |
| Capacitance | 5 |
| Thermal Resistance | |
| AC Test Loads and Waveforms | 5 |
| Data Retention Characteristics | |
| Data Retention Waveform | |
| Switching Characteristics | |
| Switching Waveforms | |
| Truth Table | |

| Ordering information | 14 |
|---|----|
| Ordering Code Definitions | 14 |
| Package Diagrams | 15 |
| Acronyms | 18 |
| Document Conventions | 18 |
| Units of Measure | 18 |
| Document History Page | 19 |
| Sales, Solutions, and Legal Information | 23 |
| Worldwide Sales and Design Support | 23 |
| Products | 23 |
| PSoC® Solutions | 23 |
| Cypress Developer Community | 23 |
| Technical Support | |



Pin Configurations

Figure 1. 48-ball VFBGA pinout (Top View) [1]




Figure 2. 44-pin TSOP II pinout (Top View) [2]





Figure 3. 48-pin TSOP I pinout (Top View) [1, 3]



Product Portfolio

| | | V _{CC} Range (V) Speed (ns) | | | Power Dissipation | | | | | | |
|---------------|-------------------------|--------------------------------------|--------------------|-----|-------------------|----------------------------------|-----|----------------------|-----|---------------------------|-----|
| Product | Range | | | | Speed (ns) | Operating I _{CC} , (mA) | | | A) | Standby, I _{SB2} | |
| Troduct | Range | | | | | f = 1 MHz | | f = f _{max} | | (μA) | |
| | | | Typ ^[4] | Max | | Typ ^[4] | Max | Тур [4] | Max | Тур [4] | Max |
| CY62157EV30LL | Industrial/Automotive-A | 2.2 | 3.0 | 3.6 | 45 | 6 | 7 | 18 | 25 | 2 | 8 |
| | Automotive-E | 2.2 | 3.0 | 3.6 | 55 | 1.8 | 4 | 18 | 35 | 2 | 30 |

- 1. NC pins are not connected on the die.
- 2. The 44-pin TSOP II package has only one chip enable (CE) pin.
- 3. The BYTE pin in the 48-pin TSOP I package must be tied HIGH to use the device as a 512K × 16 SRAM. The 48-pin TSOP I package can also be used as a 1M × 8 SRAM by tying the BYTE signal LOW. In the 1M x 8 configuration, Pin 45 is A19, while BHE, BLE and I/O₈ to I/O₁₄ pins are not used.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage Temperature-65 °C to + 150 °C

Ambient Temperature

with Power Applied –55 °C to + 125 °C

Supply Voltage

to Ground Potential-0.3 V to 3.9 V (V_{CCmax} + 0.3 V)

DC Voltage Applied to Outputs in High Z State $^{[5,\ 6]}$ -0.3 V to 3.9 V (V_{CCmax} + 0.3 V)

DC Input Voltage $^{[5, 6]}$ -0.3 V to 3.9 V (V_{CC max} + 0.3 V)

| Output Current into Outputs (LOW) | 20 mA |
|-----------------------------------|----------|
| Static Discharge Voltage | |
| (MIL-STD-883, Method 3015) | > 2001 V |
| Latch-Up Current | > 200 mA |

Operating Range

| Device | Range | Ambient Temperature | V _{CC} [7] |
|---------------|------------------------------|------------------------|----------------------------|
| CY62157EV30LL | Industrial / Automotive-A | –40 °C to +85 °C | 2.2 V to 3.6 V |
| | Automotive-E | –40 °C to +125 °C | |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Co | | ns (Ind utomot | | 55 ns | Unit | | | |
|---------------------------------|---|--|--|-------------------|---------|-----------------------|------|----------------|-----------------------|----|
| | • | | | Min | Typ [8] | Max | Min | Typ [8] | Max | |
| V _{OH} | Output HIGH voltage | $I_{OH} = -0.1 \text{ mA}$ | | 2.0 | _ | _ | 2.0 | - | - | V |
| | | I_{OH} = -1.0 mA, V | / _{CC} ≥ 2.70 V | 2.4 | _ | _ | 2.4 | ı | ı | V |
| V_{OL} | Output LOW voltage | I_{OL} = 0.1 mA | | - | _ | 0.4 | - | _ | 0.4 | V |
| | | I_{OL} = 2.1 mA, V_{C} | _{CC} ≥ 2.70 V | ı | _ | 0.4 | ı | _ | 0.4 | V |
| V_{IH} | Input HIGH voltage | V_{CC} = 2.2 V to 2. | .7 V | 1.8 | _ | V _{CC} + 0.3 | 1.8 | ı | V _{CC} + 0.3 | V |
| | | $V_{CC} = 2.7 \text{ V to } 3.$ | .6 V | 2.2 | _ | V _{CC} + 0.3 | 2.2 | ı | V _{CC} + 0.3 | V |
| V_{IL} | Input LOW voltage | V_{CC} = 2.2 V to 2. | .7 V | -0.3 | - | 0.6 | -0.3 | - | 0.6 | ٧ |
| | | $V_{CC} = 2.7 \text{ V to } 3.$ | .6 V | -0.3 | _ | 0.8 | -0.3 | - | 0.8 | V |
| I _{IX} | Input leakage current | $GND \leq V_I \leq V_CC$ | | -1 | _ | +1 | -4 | - | +4 | μΑ |
| I _{OZ} | Output leakage current | GND \leq V _O \leq V _{CC} , | Output Disabled | -1 | _ | +1 | -4 | - | +4 | μΑ |
| I _{CC} | V _{CC} operating supply | $f = f_{max} = 1/t_{RC}$ | $V_{CC} = V_{CCmax}$ | _ | 18 | 25 | _ | 18 | 35 | mA |
| | current | f = 1 MHz | I _{OUT} = 0 mA CMOS levels | - | 6 | 7 | _ | 1.8 | 4 | |
| I _{SB1} ^[9] | Automatic CE power down current – CMOS inputs | $\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2$ or ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2$ $\text{f} = \text{f}_{\text{max}}$ (Address $\text{f} = 0$ ($\overline{\text{OE}}$ and $\overline{\text{W}}$) | I | 2 | 8 | I | 2 | 30 | μА | |
| I _{SB2} ^[9] | Automatic CE power down current – CMOS inputs | | V or $CE_2 \le 0.2 \text{ V}$ $E \ge V_{CC} - 0.2 \text{ V},$ V or $V_{IN} \le 0.2 \text{ V},$ | - | 2 | 8 | ı | 2 | 30 | μА |

- 5. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 6. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 7. Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


| Parameter [10] | Description | Max | Unit | |
|------------------|--------------------|---|------|----|
| C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |

Thermal Resistance

| Parameter [10] | Description | Test Conditions | 48-ball BGA | 48-pin TSOP I | 44-pin TSOP II | Unit |
|-------------------|---------------------------------------|---|-------------|---------------|----------------|------|
| Θ_{JA} | | Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit | 36.92 | 60.07 | 65.91 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (junction to case) | board | 13.55 | 9.73 | 13.96 | °C/W |

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



| Parameters | 2.5 V | 3.0 V | Unit |
|-----------------|-------|-------|------|
| R1 | 16667 | 1103 | Ω |
| R2 | 15385 | 1554 | Ω |
| R _{TH} | 8000 | 645 | Ω |
| V _{TH} | 1.20 | 1.75 | V |

Note

^{10.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | s | Min | Typ [11] | Max | Unit |
|--------------------------------|--|---|------------------------------|-----|----------|-----|------|
| V_{DR} | V _{CC} for data retention | | | 1.5 | _ | _ | V |
| I _{CCDR} [12] | Data retention current | V _{CC} = 1.5 V, | Industrial / Automotive-A | _ | 3.2 | 8 | μА |
| | $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V, } \overline{CE}_2 \le 0.2 \text{ V,}$ Automotive-E | | Automotive-E | _ | _ | 30 | |
| | | $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge V_{\text{CC}} - 0.2 \text{ V},$ | | | | | |
| | | $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$ | | | | | |
| t _{CDR} [13] | Chip deselect to data retention time | | | 0 | _ | | ns |
| t _R ^[14] | Operation recovery time | | CY62157EV30LL-45 | 45 | _ | _ | ns |
| | | | CY62157EV30LL-55 | 55 | _ | _ | |

Data Retention Waveform

Figure 5. Data Retention Waveform [15]



- 11. Typical values <u>are</u> included for reference onl<u>y and are not guaranteed</u> or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 12. Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 13. Tested initially and after any design or process changes that may affect these parameters.

 14. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 µs or stable at V_{CC(min)} ≥ 100 µs.

 15. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

| Parameter [16, 17] | Description | 45 ns (li Autom | ndustrial/ otive-A) | 55 ns (Aut | Unit | | | | | | | |
|---------------------|--|--------------------|------------------------|------------|------|----|--|--|--|--|--|--|
| | · | Min | Max | Min | Max | | | | | | | |
| Read Cycle | | | | | | | | | | | | |
| t _{RC} | Read cycle time | 45 | _ | 55 | _ | ns | | | | | | |
| t _{AA} | Address to data valid | _ | 45 | - | 55 | ns | | | | | | |
| t _{OHA} | Data hold from address change | 10 | - | 10 | _ | ns | | | | | | |
| t _{ACE} | CE ₁ LOW and CE ₂ HIGH to data valid | _ | 45 | - | 55 | ns | | | | | | |
| t _{DOE} | OE LOW to data valid | _ | 22 | - | 25 | ns | | | | | | |
| t _{LZOE} | OE LOW to Low Z ^[18] | 5 | _ | 5 | _ | ns | | | | | | |
| t _{HZOE} | OE HIGH to High Z ^[18, 19] | _ | 18 | - | 20 | ns | | | | | | |
| t _{LZCE} | CE ₁ LOW and CE ₂ HIGH to Low Z ^[18] | 10 | - | 10 | - | ns | | | | | | |
| t _{HZCE} | CE ₁ HIGH and CE ₂ LOW to High Z ^[18, 19] | _ | 18 | - | 20 | ns | | | | | | |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to power up | 0 | - | 0 | - | ns | | | | | | |
| t _{PD} | CE ₁ HIGH and CE ₂ LOW to power down | _ | 45 | - | 55 | ns | | | | | | |
| t _{DBE} | BLE/BHE LOW to data valid | _ | 45 | - | 55 | ns | | | | | | |
| t _{LZBE} | BLE/BHE LOW to Low Z ^[18, 20] | 5 | - | 10 | - | ns | | | | | | |
| t _{HZBE} | BLE/BHE HIGH to High Z ^[18, 19] | _ | 18 | - | 20 | ns | | | | | | |
| Write Cycle [21, 22 | 2] | | | | | | | | | | | |
| t _{WC} | Write cycle time | 45 | _ | 55 | _ | ns | | | | | | |
| t _{SCE} | CE ₁ LOW and CE ₂ HIGH to write end | 35 | - | 40 | - | ns | | | | | | |
| t _{AW} | Address setup to write end | 35 | - | 40 | - | ns | | | | | | |
| t _{HA} | Address hold from write end | 0 | _ | 0 | - | ns | | | | | | |
| t _{SA} | Address setup to write start | 0 | _ | 0 | _ | ns | | | | | | |
| t _{PWE} | WE pulse width | 35 | _ | 40 | _ | ns | | | | | | |
| t _{BW} | BLE/BHE LOW to write end | 35 | _ | 40 | _ | ns | | | | | | |
| t _{SD} | Data setup to write end | 25 | _ | 25 | _ | ns | | | | | | |
| t _{HD} | Data hold from write end | 0 | _ | 0 | _ | ns | | | | | | |
| t _{HZWE} | WE LOW to High Z ^[18, 19] | | 18 | _ | 20 | ns | | | | | | |
| t _{LZWE} | WE HIGH to Low Z ^[18] | 10 | _ | 10 | _ | ns | | | | | | |

 ^{16.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified l_{OL}/l_{OH} as shown in the Figure 4 on page 5.
 17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

^{18.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.

19. t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

20. If both byte enables are toggled together, this value is 10 ns.

^{21.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates

^{22.} The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsp and thzwe.



Switching Waveforms

Figure 6. Read Cycle No. 1 (Address Transition Controlled) $^{[23,\,24]}$






Figure 7. Read Cycle No. 2 (OE Controlled) [24, 25]



^{23.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{|L}$, \overline{BHE} , \overline{BLE} , or both = $V_{|L}$, and $\overline{CE}_2 = V_{|H}$. 24. \overline{WE} is HIGH for read cycle. 25. Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and \overline{CE}_2 transition HIGH.



Figure 8. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) $^{[26,\ 27,\ 28]}$



^{26.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{27.} Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.

28. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state.

29. During this period, the I/Os are in output state. Do not apply input signals.



Figure 9. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) $^{[30,\ 31,\ 32]}$ **ADDRESS** t_{SCE} t_{AW} WE t_{BW} BHE/BLE t_{HD} DATA I/O NOTE 33 VALID DATA

^{30.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that


^{31.} Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.

32. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state.

33. During this period, the I/Os are in output state. Do not apply input signals.



Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW) [34, 35]



Notes


34. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state.

35. The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.

36. During this period, the I/Os are in output state. Do not apply input signals.



Figure 11. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [37]



Notes 37. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state. 38. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

| CE ₁ | CE ₂ | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|-------------------|-------------------|----|----|-----|-----|--|---------------------|----------------------------|
| Н | X ^[39] | Х | Х | Х | Х | High Z | Deselect/power down | Standby (I _{SB}) |
| X ^[39] | L | Χ | Х | Х | Χ | High Z | Deselect/power down | Standby (I _{SB}) |
| X ^[39] | X ^[39] | Х | Х | Н | Н | High Z | Deselect/power down | Standby (I _{SB}) |
| L | Н | Н | L | L | L | Data Out (I/O ₀ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | L | Н | L | Data Out (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | L | L | Н | High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | Н | L | Н | High Z | Output disabled | Active (I _{CC}) |
| L | Н | Н | Н | Н | L | High Z | Output disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | L | High Z | Output disabled | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data In (I/O ₀ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | Н | L | Х | Н | L | Data In (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | Н | L | Х | L | Н | High Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) |

Note
39. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|-----------------------|--------------------|-------------------------------|--------------------|
| 45 | CY62157EV30LL-45BVI | 51-85150 | 48-ball VFBGA | Industrial |
| | CY62157EV30LL-45BVIT | 51-85150 | 48-ball VFBGA | |
| | CY62157EV30LL-45BVXI | 51-85150 | 48-ball VFBGA (Pb-free) | |
| | CY62157EV30LL-45BVXIT | 51-85150 | 48-ball VFBGA (Pb-free) | |
| | CY62157EV30LL-45ZSXI | 51-85087 | 44-pin TSOP Type II (Pb-free) | |
| | CY62157EV30LL-45ZSXIT | 51-85087 | 44-pin TSOP Type II (Pb-free) | |
| | CY62157EV30LL-45ZXI | 51-85183 | 48-pin TSOP Type I (Pb-free) | |
| | CY62157EV30LL-45ZXIT | 51-85183 | 48-pin TSOP Type I (Pb-free) | |
| | CY62157EV30LL-45BVXA | 51-85150 | 48-ball VFBGA (Pb-free) | Automotive-A |
| | CY62157EV30LL-45BVXAT | 51-85150 | 48-ball VFBGA (Pb-free) | |
| | CY62157EV30LL-45ZSXA | 51-85087 | 44-pin TSOP Type II (Pb-free) | |
| | CY62157EV30LL-45ZSXAT | 51-85087 | 44-pin TSOP Type II (Pb-free) | |
| | CY62157EV30LL-45ZXA | 51-85183 | 48-pin TSOP Type I (Pb-free) | |
| | CY62157EV30LL-45ZXAT | 51-85183 | 48-pin TSOP Type I (Pb-free) | |
| 55 | CY62157EV30LL-55ZSXE | 51-85087 | 44-pin TSOP Type II (Pb-free) | Automotive-E |
| | CY62157EV30LL-55ZSXET | 51-85087 | 44-pin TSOP Type II (Pb-free) | |
| | CY62157EV30LL-55ZXE | 51-85183 | 48-pin TSOP Type I (Pb-free) | |
| | CY62157EV30LL-55ZXET | 51-85183 | 48-pin TSOP Type I (Pb-free) | |

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions




Document Number: 38-05445 Rev. *S



Package Diagrams

Figure 12. 48-pin VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



| 0.0400 | DIMENSIONS | | | |
|--------|------------|----------|------|--|
| SYMBOL | MIN. | NOM. | MAX. | |
| Α | - | - | 1.00 | |
| A1 | 0.16 | - | • | |
| A2 | - | - | 0.81 | |
| D | | 8.00 BSC | | |
| E | | 6.00 BSC | | |
| D1 | | 5.25 BSC | | |
| E1 | 3,75 BSC | | | |
| MD | 8 | | | |
| ME | 6 | | | |
| n | 48 | | | |
| Ø b | 0.25 | 0.30 | 0.35 | |
| eE | | 0.75 BSC | | |
| eD | 0.75 BSC | | | |
| SD | 0.375 BSC | | | |
| SE | 0,375 BSC | | | |
| | | | | |

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. eREPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

"SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE
THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
"SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.


(A) A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS,

51-85150 *I



Package Diagrams (continued)


Figure 13. 44-pin TSOP II Package Outline, 51-85087





Package Diagrams (continued)

Figure 14. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



| SYMBOL | DIMENSIONS | | | |
|----------|-------------|---------|------|--|
| STIVIBUL | MIN. | NOM. | MAX. | |
| Α | _ | 1 | 1.20 | |
| A1 | 0.05 | _ | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| b1 | 0.17 | 0.20 | 0.23 | |
| b | 0.17 | 0.22 | 0.27 | |
| c1 | 0.10 | _ | 0.16 | |
| С | 0.10 | _ | 0.21 | |
| D | 20.00 BASIC | | | |
| D1 | 18 | .40 BAS | IC | |
| Е | 12.00 BASIC | | | |
| е | 0.50 BASIC | | | |
| L | 0.50 | 0.60 | 0.70 | |
| θ | 0° | - | 8 | |
| R | 0.08 | _ | 0.20 | |
| N | | 48 | | |

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

1. TO BE DETERMINED AT THE SEATING PLANE | -C- |. THE SEATING PLANE IS

TO BE DETERMINED AT THE SEATING PLANE C. THE SEATING PLANE IS

DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE

LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

ĎIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

| Acronym | Description | | |
|---------------------------------------|---|--|--|
| CE | Chip Enable | | |
| CMOS | Complementary Metal Oxide Semiconductor | | |
| I/O | Input/Output | | |
| OE | Output Enable | | |
| RAM | Random Access Memory | | |
| SRAM | Static Random Access Memory | | |
| TSOP | Thin Small Outline Package | | |
| VFBGA Very Fine-Pitch Ball Grid Array | | | |
| WE Write Enable | | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | |
|--------|-----------------|--|--|
| °C | degree Celsius | | |
| MHz | megahertz | | |
| μΑ | microampere | | |
| μs | microsecond | | |
| mA | milliampere | | |
| mm | millimeter | | |
| ns | nanosecond | | |
| Ω | ohm | | |
| % | percent | | |
| pF | picofarad | | |
| V | volt | | |
| W | watt | | |



Document History Page

| Revision | ECN Submission Date | Description of Change |
|----------|--------------------------------|-----------------------|
| ** 2 | 02940 01/29/200 | New data sheet. |
| | 01/29/200- 91272 11/19/200- | |



Document History Page (continued)

| Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445 | | | | |
|--|--------|--------------------|--|--|
| Revision | ECN | Submission Date | Description of Change | |
| *B | 444306 | 04/13/2006 | Changed status from Preliminary to Final. Removed 35 ns speed bin related information in all instances across the document. Added 55 ns speed bin related information in all instances across the document. Added 48-pin TSOP I Package related information in all instances across the document. Added Automotive Temperature Range related information in all instances across the document. | |
| | | | Updated Pin Configurations: Updated Figure 1 (Replaced DNU with NC in ball E3). Removed Note "DNU pins have to be left floating or tied to V _{SS} to ensure proper application and its reference. Updated Product Portfolio: | |
| | | | Removed "L" and "LL" from the part numbers. | |
| | | | Updated Electrical Characteristics: Changed typical value of I_{CC} parameter from 16 mA to 18 mA corresponding to 45 ns spee bin and Test Condition "f = fax = $1/t_{RC}$ ". | |
| | | | Changed maximum value of I _{CC} parameter from 28 mA to 25 mA corresponding to 45 n speed bin and Test Condition "f = fax = 1/t _{RC} ". | |
| | | | Changed maximum value of I_{CC} parameter from 2.3 mA to 3 mA corresponding to 45 ns speed bin and Test Condition "f = 1 MHz". | |
| | | | Updated details in "Test Condition" column corresponding to I_{SB1} parameter. Changed typical value of I_{SB1} parameter from 0.9 μ A to 2 μ A corresponding to 45 ns specific | |
| | | | bin. Changed maximum value of I_{SB1} parameter from 4.5 μA to 8 μA corresponding to 45 ns speed bin. | |
| | | | Changed typical value of I_{SB2} parameter from 0.9 μA to 2 μA corresponding to 45 ns specifies. | |
| | | | Changed maximum value of I_{SB2} parameter from 4.5 μA to 8 μA corresponding to 45 ns speed bin. | |
| | | | Updated Thermal Resistance: Replaced TBD with values in TSOP II column and updated all remaining values. Updated AC Test Loads and Waveforms: | |
| | | | Updated Figure 4 (Replaced 50 pF with 30 pF). Updated Data Retention Characteristics: | |
| | | | Added value in "Typ" column for I_{CCDR} parameter. Changed maximum value of I_{CCDR} parameter from 4.5 μ A to 5 μ A corresponding to Tes Condition "Industrial". | |
| | | | Changed minimum value of t_R parameter from 100 μs to t_{RC} ns. Updated Switching Characteristics: | |
| | | | Changed minimum value of t _{LZOE} parameter from 3 ns to 5 ns corresponding to 45 ns specified. | |
| | | | Changed minimum value of t _{LZCE} parameter from 6 ns to 10 ns corresponding to 45 ns speed bin. | |
| | | | Changed maximum value of t_{HZCE} parameter from 22 ns to 18 ns corresponding to 45 r speed bin. Changed minimum value of t_{LZBE} parameter from 6 ns to 5 ns corresponding to 45 ns speed | |
| | | | bin. Changed minimum value of t _{PWF} parameter from 30 ns to 35 ns corresponding to 45 ns | |
| | | | speed bin. Changed minimum value of t _{SD} parameter from 22 ns to 25 ns corresponding to 45 ns spee | |
| | | | bin. Changed minimum value of t _{LZWE} parameter from 6 ns to 10 ns corresponding to 45 ns speed bin. | |
| | | | Added Note 20 and referred the same note in t _{LZBE} parameter. | |



Document History Page (continued)

| Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445 | | | | |
|---|---------|--------------------|--|--|
| Revision | ECN | Submission Date | Description of Change | |
| *B (cont.) | 444306 | 04/13/2006 | Updated Ordering Information: Updated part numbers. Removed "Package Name" column. Added "Package Diagram" column. | |
| *C | 467052 | 06/06/2006 | Added 1M × 8 configuration related information in all instances across the document. Updated Ordering Information: Updated part numbers. | |
| *D | 925501 | 04/09/2007 | Removed Automotive-E temperature range related information in all instances across the document. Added Preliminary Automotive-A related information in all instances across the document. Updated Electrical Characteristics: Added Note 9 and referred the same note in I _{SB2} parameter. Updated Switching Characteristics: Added Note 17 and referred the same note in "Parameter" column. | |
| *E | 1045801 | 05/08/2007 | Changed Automotive-A temperature range related information from Preliminary to Final. Updated Electrical Characteristics: Updated Note 9. | |
| *F | 2724889 | 06/26/2009 | Added Automotive-E temperature range related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated to new template. | |
| *G | 2927528 | 05/04/2010 | Updated Pin Configurations: Updated Figure 3 (Renamed "DNU" pins as "NC"). Updated Truth Table: Added Note 39 and referred the same note in "X" in "CE ₁ " and "CE ₂ " columns. Updated Package Diagrams: spec 51-85150 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *A to *C. spec 51-85183 – Changed revision from *A to *B. Updated to new template. | |
| *H | 3110053 | 12/14/2010 | Changed Table Footnotes to Notes. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. | |
| * | 3269771 | 05/30/2011 | Updated Functional Description: Updated description. Updated Electrical Characteristics: Updated details in "Conditions" column corresponding to I _{SB1} and I _{SB2} parameters. Updated Data Retention Characteristics: Updated details in "Conditions" and "Min" columns corresponding to I _{CCDR} and t _R parameters. Updated Package Diagrams: spec 51-85150 – Changed revision from *E to *F. Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review. | |
| *J | 3578601 | 04/11/2012 | Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *G. spec 51-85087 – Changed revision from *C to *D. spec 51-85183 – Changed revision from *B to *C. Completing Sunset Review. | |



Document History Page (continued)

| Document Title: CY62157EV30 MoBL, 8-Mbit (512K × 16) Static RAM Document Number: 38-05445 | | | | |
|--|---------|--------------------|--|--|
| Revision | ECN | Submission Date | Description of Change | |
| *K | 4102449 | 08/22/2013 | Updated Switching Characteristics: Updated Note 17. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template. | |
| *L | 4126231 | 09/18/2013 | Updated Switching Characteristics: Updated Note 17 (Removed last sentence from Note 17 and added the same sentence as a new note namely Note 18). | |
| *M | 4214977 | 12/09/2013 | Updated Pin Configurations: Updated Note 3 (Removed 'NC' mentioned at the end of the note). | |
| *N | 4578508 | 11/24/2014 | Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 22 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10. | |
| *O | 4748627 | 04/30/2015 | Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review. | |
| *P | 5320972 | 06/23/2016 | Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated values of Θ_{JA} , Θ_{JC} parameters corresponding to all packages. Updated Ordering Information: Updated part numbers. Updated to new template. | |
| *Q | 5731504 | 05/10/2017 | Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review. | |
| *R | 6517814 | 03/21/2019 | Updated Package Diagrams: spec 51-85150 – Changed revision from *H to *I. Updated to new template. | |
| *S | 6819854 | 02/28/2020 | Updated Features: Updated description. Updated Product Portfolio: Updated all values of "Operating I_{CC} " corresponding to "f = 1 MHz". Updated Electrical Characteristics: Updated all values of I_{CC} parameter corresponding to "45 ns (Industrial/Automotive-A)" and "f = 1 MHz". Updated Thermal Resistance: Updated all values of Θ_{JA} , Θ_{JC} parameters corresponding to all packages. Updated Data Retention Characteristics: Updated all values of I_{CCDR} parameter corresponding to Condition "Industrial/Automotive-A". Updated to new template. | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/wireless

Products

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

Wireless Connectivity

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05445 Rev. *S Revised February 28, 2020 Page 23 of 23