## Real-Time Ethernet Multiprotocol (REM) Switch

## FEATURES

- 2 independent Ethernet ports: 1 MII and 1 RMII interface per port
- Support for all industrial protocols
- PROFINET Class B and Class C
- EtherNetIP, CIP Sync, and CIP Motion
- Modbus TCP
- EtherCAT
- Host interface transfer rate: 32 bits per 28 ns
- PI Net Load Class III capable
- DLR MRP
- IEEE 802.3, $10 \mathrm{Mbps} / 100 \mathrm{Mbps}$, half and full duplex, IPv6 and IPv4 communication
- IEEE 1588 Version 2 support: ordinary clock; both peer to peer and end to end transparent clocks, raw frames, and UDP
- 8 independent timer signals synchronized with an internal precision timer
- 4 independently programmable timer signals for timer capture events or timer output events
- 4 timer signals create programmable periodic waveforms synchronized to the internal precision timer
- DCP, LLDP, DHCP, RSTP, VLAN, IGMP snooping support
- Forwarding table with aging and learning
- Drive LEDs for link activity
- $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ industrial temperature range rating
- 144-lead CSP_BGA RoHS compliant package


## APPLICATIONS

- Industrial automation
- Process control
- Instrumentation
- Intelligent buildings


## GENERAL DESCRIPTION

The fido5100 and fido5200 are real-time Ethernet, multiprotocol (REM), two-port switches. The REM switches provide customers the flexibility to select processors that best fit the application. The switches offer $10 \mathrm{Mbps} / 100 \mathrm{Mbps}$ throughput and support most Layer 2 or Layer 3 protocols.
The fido5100 supports PROFINET real-time (RT) and isochronous real-time (IRT), EtherNet/IP with and without device level ring (DLR), Modbus TCP, and POWERLINK. The fido5200 supports EtherCAT and all protocols defined for the fido5100. The switches contain software drivers for each protocol. The software drivers provide an API for integration with any field device or protocol stack.

The REM switch architecture incorporates Analog Devices, Inc. PriorityChannel ${ }^{\text {Th }}$ technology for efficient data transfers. Data is transferred to and from the switch using PriorityChannel queues. Thus, real-time data transfers can interrupt non-real-time data transfers to ensure timely delivery of critical data. These queues are managed by the switch driver and interface to the protocol stack to achieve the most efficient data transfers without application software involvement.

Additionally, PriorityChannel technology allows the switches to be immune to network loading effects. The REM switches automatically filter packets to prevent unwanted traffic from the processor, manage low priority traffic based on processor loading, and guarantee the timely delivery of high priority packets regardless of overall packet load.

The software drivers include a standard set of interfaces to support standard, low priority, TCP/IP communications, basic switch initialization, timer configuration, and interrupt management. This interface is common to all REM switch drivers, easing the porting of the application to each supported protocol. Each protocol has its own interface that configures the REM switch for optimal operation. This configuration is transparent to the user and can be performed at any time, including a soft-boot to change protocols without resetting the host processor or PHYs.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Functional Block Diagram .....  3
Specifications ..... 4
REM Switch Characteristics ..... 4
Timing Specifications-Nonmultiplexed Address Data Bus ..... 4
Timing Specifications-Multiplexed Address Data Bus ..... 5
Absolute Maximum Ratings ..... 7
ESD Caution. ..... 7
Pin Configuration and Function Descriptions ..... 8
Theory of Operation ..... 12
Device Interfaces ..... 12
REVISION HISTORY
1/2024—Rev. F to Rev. G Changes to Features Section. ..... 1
Changes to Applications Section ..... 1
Changes to General Description Section ..... 1
Moved Figure 1 ..... 3
Deleted Note 1, Table 1 ..... 4
Changes to TIMER0 to TIMER3 Inputs/Outputs Section ..... 12
Changes to Endianness Section ..... 13
Changes to Register and Data Access Section ..... 15
Changes to Interrupts Section ..... 16
Changes to Figure 11 ..... 18
Changes to REM Switch Hardware Section ..... 18
Changes to REM Switch Drivers Section ..... 18
Added Silicon Anomaly Section ..... 20
Added fido5100/fido5200 Functionality Issues Section and Table 18; Renumbered Sequentially. ..... 20
Added Functionality Issues Section and Table 19 ..... 20
8/2022—Rev. E to Rev. F
Changes to Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) Industrial Parameter, Table 4 ..... 7
Changes to Figure 6 and Table 5 ..... 8
Changes to Physical Layer (PHY) Section ..... 18
Added RapID Platform Generation 2 (RPG2) Solution Section ..... 19
Changes to Ordering Guide ..... 21

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## SPECIFICATIONS

## REM SWITCH CHARACTERISTICS

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING CONDITIONS |  |  |  |  |  |
| Core Voltage | 1.08 | 1.2 | 1.32 | V |  |
| Core Current |  |  | 48 | mA | At $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |
| Input/Output (//0) Buffers | 2.97 | 3.3 | 3.63 | $V$ | 3.3 V power supply |
| I/O Current |  |  | 0.035 | mA | At $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |
| PLL Analog Voltage Regulator Power Supply | 1.08 | 1.2 | 1.32 | V |  |
| DC Input Voltage | -0.5 |  | +3.8 | V |  |
| Output Voltage | -0.5 |  | +3.8 | V |  |
| Operating Junction Temperature (Industrial) | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| DC CHARACTERISTICS (//O STANDARD) |  |  |  |  |  |
| 3.3 V LVCMOS |  |  |  |  |  |
| VCC+3V3 | 2.97 | 3.3 | 3.63 | V | Voltage level applied to the VCC +3 V 3 signal |
| Input Voltage |  |  |  |  |  |
| Low ( $\mathrm{V}_{\mathrm{LL}}$ ) | -0.3 |  | +0.8 | V |  |
| High ( $\mathrm{V}_{\mathbf{H}}$ ) | 2.0 |  | 3.6 | V |  |
| Output Voltage |  |  |  |  |  |
| Low (VoL) |  |  | 0.4 | V |  |
| High (V $\mathrm{V}_{\mathrm{OH}}$ ) | 2.4 |  |  | V |  |
| Output Current |  |  |  |  |  |
| Low (1ol) | 8.2 | 13.0 | 16.1 | mA |  |
| High ( $\mathrm{IOH}_{\text {) }}$ | 9.2 | 19.2 | 30.7 | mA |  |
| LEAKAGE CURRENT |  |  |  |  |  |
| Input Pin | -10 |  | +10 | $\mu \mathrm{A}$ | Input voltage $\left(\mathrm{V}_{\mathbb{N}}\right)=0 \mathrm{~V}$ to 3.3 V maximum |
| Tristated I/O Pin | -10 |  | +10 | $\mu \mathrm{A}$ | Output voltage ( $\mathrm{V}_{\text {OUT }}$ ) $=0 \mathrm{~V}$ to 3.3 V maximum |
| HOST INTERFACE TRANSFER RATE |  | 32 |  | Bits | Per 28 ns |

TIMING SPECIFICATIONS—NONMULTIPLEXED ADDRESS DATA BUS
Table 2. Nonmultiplexed Address Data Bus—Read and Write Cycle Timing ${ }^{1}$, 2, 3

| Parameter | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | 2 |  |  | ps | Address setup time |
| $t_{\text {AH }}$ | 370 |  |  | ps | Address hold time |
| $t_{\text {CDV }}$ |  |  | 20 | ns | $\overline{\text { CS }}$ to data valid time |
| $\mathrm{t}_{\text {ODV }}$ |  |  | 20 | ns | Output enable to data valid time |
| $\mathrm{t}_{\text {OEL }}$ | 20 |  |  | ns | Output enable low time |
| $\mathrm{t}_{\text {CSH }}$ | 8 |  |  | ns | $\overline{\text { CS }}$ high time |
| $t_{\text {cSL }}$ | 20 |  |  | ns | $\overline{\text { CS }}$ low time |
| $t_{\text {EOE }}$ | 0 |  |  | ns | $\overline{\text { CS }}$ to output enable time |
| $\mathrm{t}_{\text {COE }}$ | 0 |  |  | ns | Output enable high to $\overline{\mathrm{CS}}$ high |
| $t_{D O}$ | 150 |  |  | ps | Output enable to data drive time |
| $t_{\text {DHZ }}$ |  |  | 110 | ps | Output disable to high-Z time |
| $\mathrm{t}_{\text {CHZ }}$ |  |  | 110 | ps | $\overline{\mathrm{CS}}$ high to high-Z time |
| $t_{\text {WES }}$ | 0 |  |  | ns | $\overline{\mathrm{CS}}$ to write enable |
| $t_{\text {WEWC }}$ | 16 |  |  | ns | Write enable to write complete |
| $t_{\text {WECS }}$ | 0 |  |  | ns | Write enable high to $\overline{\mathrm{CS}}$ high |
| $t_{\text {DS }}$ | 30 |  |  | ps | Data setup to WE high |

## SPECIFICATIONS

Table 2. Nonmultiplexed Address Data Bus—Read and Write Cycle Timing ${ }^{1,2,3}$ (Continued)

| Parameter | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{DH}}$ | 30 |  |  | ps | Input data hold after $\overline{\text { WE }}$ high |

1 The MBS pin determines whether the host interfaced has multiplexed or separate address and data lines. When MBS $=0$, the interface is nonmultiplexed.
${ }^{2} \overline{\mathrm{OE}}$ can be taken low before $\overline{\mathrm{CS}}$. Therefore, $\mathrm{t}_{E O E}$ can be a negative value. In this case, a board designer must closely monitor $\mathrm{t}_{\mathrm{DO}}$ and $\mathrm{t}_{\mathrm{CDV}}$ to avoid bus contention and ensure proper data transfer.
${ }^{3}$ The read bus cycle terminates when either $\overline{\mathrm{CS}}$ or $\overline{\mathrm{OE}}$ is taken high. Therefore, a negative value for $\mathrm{t}_{\mathrm{C}} \mathrm{E}$ is acceptable in some circumstances.

## Timing Diagrams, Nonmultiplexed REM Switch



Figure 2. REM Switch Nonmultiplexed Address and Data Bus Read Timing, MBS $=0$


Figure 3. REM Switch Nonmultiplexed Address and Data Bus Write Timing, MBS $=0$
TIMING SPECIFICATIONS—MULTIPLEXED ADDRESS DATA BUS
Table 3. Multiplexed Address Data Bus-Read and Write Cycle Timing ${ }^{1}$

| Parameter | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ALEH }}$ | 8 |  |  | ns | ALE high time |
| $\mathrm{taLEL}^{\text {a }}$ | 16 |  |  | ns | ALE low time |
| $t_{\text {AS }}$ | 170 |  |  | ps | Address setup time |
| $t_{\text {AH }}$ | 170 |  |  | ps | Address hold time |
| $t_{\text {cDV }}$ |  |  | 20 | ns | ALE to valid data |
| $\mathrm{t}_{\text {aloe }}$ | 2 |  |  | ns | ALE to output enable |
| $\mathrm{t}_{\text {ODV }}$ |  |  | 20 | ns | Output enable to data valid |
| $t_{\text {DHZ }}$ |  |  | 150 | ps | Output disable to high-Z time |
| $\mathrm{t}_{\text {CHZ }}$ |  |  | 150 | ps | $\overline{\mathrm{CS}}$ high to high-Z time |
| $\mathrm{t}_{\text {CLLL }}$ | 0 |  |  | ns | $\overline{\text { CS }}$ Iow to ALE low |
| ${ }_{\mathrm{t} \text { CSH }}$ | 8 |  |  | ns | $\overline{\text { CS }}$ high time |

## SPECIFICATIONS

Table 3. Multiplexed Address Data Bus-Read and Write Cycle Timing ${ }^{1}$ (Continued)

| Parameter | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {EOE }}$ | 2 |  |  | ns | $\overline{\text { CS }}$ to output enable |
| $t_{\text {D }}$ | 2 |  | 110 | ps | Output enable to output drive time |
| $\mathrm{t}_{\text {COE }}$ | 0 |  |  | ns | Output disable to $\overline{\mathrm{CS}}$ high |
| $t_{\text {WES }}$ | 0 |  |  | ns | $\overline{\text { CS }}$ to write enable |
| $t_{\text {WEWC }}$ | 16 |  |  | ns | Write enable to write complete |
| $\mathrm{t}_{\text {WECS }}$ | 0 |  |  | ns | Write enable high to $\overline{\mathrm{CS}}$ high |
| $\mathrm{t}_{\text {WHLH }}$ | 0 |  |  | ns |  |
| $t_{\text {DS }}$ | 60 |  |  | ps | Data setup to $\overline{W E}$ high |
| $t_{\text {DH }}$ | 60 |  |  | ps | Input data hold after $\overline{W E}$ high |

1 The MBS pin determines whether the host interfaced has multiplexed or separate address and data lines. When MBS $=1$, the interface is multiplexed.

## Timing Diagrams, Multiplexed REM Switch



Figure 4. REM Switch Multiplexed Address and Data Bus Read Timing, MBS $=1$


Figure 5. REM Switch Multiplexed Address and Data Bus Write Timing, MBS $=1$

## ABSOLUTE MAXIMUM RATINGS

## Table 4.

| Parameter | Rating |
| :--- | :--- |
| Power Supply |  |
| $\quad$ Core Voltage and Periphery Circuitry | 1.08 V to 1.32 V |
| I/O (VCC+3V3) | 2.97 V to 3.63 V |
| $\quad$ PLL Analog | 1.08 V to 1.32 V |
| DC Input Voltage | -0.5 V to +3.8 V |
| Operating Temperature Range (T A$)$ Industrial | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature (No Bias) Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Electrostatic Discharge (ESD) Voltage, Human Body | -2000 V to +2000 V |
| Model | J STD-020C ${ }^{1}$ |
| Lead Temperature (Soldering) | 172.6 mW |
| Power Dissipation |  |

1 Compliant with JEDEC Standard J-STD-020C and restriction of hazardous
substances (RoHS), Directive 2002/95/EU.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Direction ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| A1 | D02/AD02 | I/O | Data Bus Bit 02 Nonmultiplexed/Data Bus Bit 02 Multiplexed. This is a multifunction pin. When MBS $=0$, Pin A1 (D02) is Data Bus Bit 02 to and from the REM switch for the nonmultiplexed address data bus. <br> When MBS $=1$, Pin A1 (AD02) is for the multiplexed address data bus, Bit 02 of the address (LSB), and Bit 02 of the data. |
| A2 | D04/AD04 | I/0 | Data Bus Bit 04 Nonmultiplexed/Data Bus Bit 04 Multiplexed. This is a multifunction pin. When MBS $=0$, Pin A2 (D04) is Data Bus Bit 04 to and from the REM switch for the nonmultiplexed address data bus. <br> When MBS $=1$, Pin A2 (AD04) is for the multiplexed address data bus, Bit 04 of the address, Bit 04 of the data. |
| A3 | D07 | 1/0 | Data Bus Bit 07. Pin A3 is Data Bus Bit 07 to and from the REM switch. |
| A4 | D11 | I/0 | Data Bus Bit 11. Pin A4 is Data Bus Bit 11 to and from the REM switch. |
| A5 | D15 | 1/0 | Data Bus Bit 15. Pin A5 is Data Bus Bit 15 to and from the REM switch. |
| A6 | D18 | I/0 | Data Bus Bit 18. Pin A6 is Data Bus Bit 18 to and from the REM switch. |
| A7 | D19 | I/0 | Data Bus Bit 19. Pin A7 is Data Bus Bit 19 to and from the REM switch. |
| A8 | D22 | I/0 | Data Bus Bit 22. Pin A8 is Data Bus Bit 22 to and from the REM switch. |
| A9 | D25 | $1 / 0$ | Data Bus Bit 25. Pin A9 is Data Bus Bit 25 to and from the REM switch. |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions (Continued)

| Pin No. | Mnemonic | Direction ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| A10 | D27 | I/0 | Data Bus Bit 27. Pin A10 is Data Bus Bit 27 to and from the REM switch. |
| A11 | D30 | I/0 | Data Bus Bit 30. Pin A11 is Data Bus Bit 30 to and from the REM switch. |
| A12 | D31 | 1/0 | Data Bus Bit 31. Pin A12 is Data Bus Bit 31 to and from the REM switch. |
| B1 | D01 | I/0 | Data Bus Bit 01. Pin B1 is Data Bus Bit 01 to and from the REM switch. |
| B2 | D03/AD03 | I/0 | Data Bus Bit 03 Nonmultiplexed/Data Bus Bit 03 Multiplexed. This is a multifunction pin. When MBS $=0$, Pin B2 (D03) is Data Bus Bit 03 to and from the REM switch for the nonmultiplexed address data bus. <br> When MBS $=1$, Pin B2 (AD03) is for the multiplexed address data bus, Bit 03 of the address, Bit 03 of the data. |
| B3 | D06 | I/0 | Data Bus Bit 06. Pin B3 is Data Bus Bit 06 to and from the REM switch. |
| B4 | D10 | I/0 | Data Bus Bit 10. Pin B4 is Data Bus Bit 10 to and from the REM switch. |
| B5 | D14 | 1/0 | Data Bus Bit 14. Pin B5 is Data Bus Bit 14 to and from the REM switch. |
| B6 | D17 | I/0 | Data Bus Bit 17. Pin B6 is Data Bus Bit 17 to and from the REM switch. |
| B7 | D20 | I/0 | Data Bus Bit 20. Pin B7 is Data Bus Bit 20 to and from the REM switch. |
| B8 | D23 | 1/0 | Data Bus Bit 23. Pin B8 is Data Bus Bit 23 to and from the REM switch. |
| B9 | D26 | I/0 | Data Bus Bit 26. Pin B9 is Data Bus Bit 26 to and from the REM switch. |
| B10 | D29 | I/0 | Data Bus Bit 29. Pin B10 is Data Bus Bit 29 to and from the REM switch. |
| B11 | $\overline{\mathrm{OE}}$ | 1 | Output Enable. Setting Pin B11 low allows the REM switch to drive data lines. |
| B12 | WE | I | Write Enable. Setting Pin B12 low enables a write; setting Pin B12 high enables a read. |
| C1 | A04/UNUSED | I | Address Line 04/Multiplexed Address Bus (UNUSED). This is a multifunction pin. <br> Pin C1 is Address Line 04 when MBS $=0$ for the nonmultiplexed address data bus. When MBS $=$ 1, Pin C1 is Bit 04 of the address bus. Line A04 is sampled on the falling edge of $\overline{\mathrm{CS}}$ (Pin D12). Pin C 1 is unused when MBS $=1$ for the multiplexed address data bus. |
| C2 | D00 | I/0 | Data Bus Bit 00. C 2 is Data Bus Bit 00 to and from the REM switch. |
| C3 | D05/AD05 | 1/0 | Data Bus Bit 05 Nonmultiplexed/Data Bus Bit 05 Multiplexed. This is a multifunction pin. When MBS $=0$, Pin C3 (D05) is Data Bus Bit 05 to and from the REM switch for the nonmultiplexed address data bus. <br> When MBS $=1$, Pin C3 (AD05) is for the multiplexed address data bus, Bit 05 of the address, Bit 05 of the data. |
| C4 | D09 | 1/0 | Data Bus Bit 09. Pin C4 is Data Bus Bit 09 to and from the REM switch. |
| C5 | D13 | I/0 | Data Bus Bit 13. Pin C5 is Data Bus Bit 13 to and from the REM switch. |
| C6 | D16 | I/0 | Data Bus Bit 16. Pin C6 is Data Bus Bit 16 to and from the REM switch. |
| C7 | D21 | 1/0 | Data Bus Bit 21. Pin C7 is Data Bus Bit 21 to and from the REM switch. |
| C8 | D24 | 1/0 | Data Bus Bit 24. Pin C8 is Data Bus Bit 24 to and from the REM switch. |
| C9 | D28 | 1/0 | Data Bus Bit 28. Pin C9 is Data Bus Bit 28 to and from the REM switch. |
| C10 | INT2 | 0 | Interrupt 2 Output to Host Processor. Pin C10 can be configured to respond to one or more internal events. |
| C11 | INT1 | 0 | Interrupt 1 Output to Host Processor. Pin C11 can be configured to respond to one or more internal events. |
| C12 | INTO | 0 | Interrupt 0 Output to Host Processor. Pin C12 can be configured to respond to one or more internal events. |
| D1 | A02/ALE | $\begin{aligned} & \mathrm{I} \\ & \mathrm{~N} / \mathrm{A} \end{aligned}$ | Address Line 02/Address Latch Enable. This is a multifunction pin. <br> Pin D1 is Address Line 02 when MBS $=0$ for the nonmultiplexed address data bus. When MBS $=$ 0 , Pin D1 is Bit 02 of the address bus. Line A02 is sampled on the falling edge of $\overline{\mathrm{CS}}$ (Pin D12). The addresses are 32-bit aligned/addressable. <br> When MBS $=1$, this pin is the address latch enable pin. |
| D2 | A03/UNUSED | 1 | Address Line 03/Multiplexed Address Bus. This is a multifunction pin. <br> Pin D2 is Address Line 03 when MBS $=0$ for the nonmultiplexed address data bus. When MBS $=$ 0 , Pin D2 is Bit 03 of the address bus. Line A03 is sampled on the falling edge of $\overline{\mathrm{CS}}$ (Pin D12). The addresses are 32-bit aligned/addressable. |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions (Continued)

| Pin No. | Mnemonic | Direction ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| D3 | A05/UNUSED | 1 | Pin D2 is unused when MBS = 1 for the multiplexed address data bus. <br> Address Line 05/Multiplexed Address Bus. This is a multifunction pin. <br> Pin D3 is Address Line 05 when MBS $=0$ for the nonmultiplexed address data bus. When MBS $=$ 0 , Pin D 3 is Bit 05 of the address bus. Line A 05 is sampled on the falling edge of $\overline{\mathrm{CS}}$ (Pin D12). The addresses are 32-bit aligned/addressable. <br> Pin D 3 is unused when MBS $=1$ for the multiplexed address data bus. |
| D4 | D08 | I/0 | Data Bus Bit 08. Pin D4 is Data Bus Bit 08 to and from the REM switch. |
| D5 | D12 | I/O | Data Bus Bit 12. Pin D5 is Data Bus Bit 12 to and from the REM switch. |
| D6, E5, E7, F6, G5, G8, H6, J7 | VCC+1V2 | N/A | 1.2 V Power Supply. |
| D7, D9, E4, E6, E8, F1, F3, F5, F7, F8, F9, G4, G6, G7, G9, H1, H3, H5, H7, H8, J4, J6, J10, K4, K5, K11, K12, L5, L12, M5 | GND | N/A | Ground. |
| D8, E9, F4, H2, H4, H9, J5 | VCC+3V3 | N/A | 3.3 V Power Supply. |
| D10 | TIMER7 | 0 | Internal Precision Timer Clock 7 Synchronized. Pin D10 is a programmable output. |
| D11 | TIMER6 | 0 | Internal Precision Timer Clock 6 Synchronized. Pin D11 is a programmable output. |
| D12 | $\overline{C S}$ | I | Address Bus Chip Select. The address bus is sampled on the falling edge of $\overline{\mathrm{CS}}$. A rising edge on $\overline{\mathrm{CS}}$ terminates the current read or write cycle. |
| E1 | RESET | 1 | Reset. When Pin E1 is asserted low, all internal registers initialize and bus configuration pins enable for sampling. |
| E2 | LE | 1 | System Endianness. When Pin E2 is set high, the data format is little endian. When Pin E2 is set low, the data format is big endian. The value is captured on the rising edge of RESET. |
| E3 | SIZE_32 | I | Data Bus Size. The data bus size is 32 bits when Pin E3 is set high and 16 bits when Pin E3 is set low. The value is captured on the rising edge of RESET. |
| E10 | TIMER5 | 0 | Internal Precision Timer Clock 5 Synchronized. Pin E10 is a programmable output. |
| E11 | TIMER4 | 0 | Internal Precision Timer Clock 4 Synchronized. Pin E11 is a programmable output. |
| E12 | TIMER3 | I/0 | Internal Precision Timer 3 Clock Synchronized. Pin E12 is a programmable output or input. |
| F2 | MBS | 1 | Multiplex Bus Select. When Pin F2 is set high, the host interface bus operates as a multiplexed bus. The host interface operates as a nonmultiplexed bus when Pin F2 is set low. The value is captured on the rising edge of Pin E1, RESET. |
| F10 | TIMER2 | I/0 | Internal Precision Timer Clock 2 Synchronized. Pin F10 is a programmable output or input. |
| F11 | TIMER1 | I/0 | Internal Precision Timer Clock 1 Synchronized. Pin F11 is a programmable output or input. |
| F12 | TIMERO | I/0 | Internal Precision Timer Clock 0 Synchronized. Pin F12 is a programmable output or input. |
| G1 | XTALO |  | Clock Input. This pin has a frequency of 25 MHz . |
| G2 | XTAL1 |  | Output Pair for XTALO. Pin G2 is required for use with a crystal clock source. |
| G3 | VCC+1V2A |  | Analog 1.2 V Power Supply. This pin must be isolated from VCC+1V2. |
| G10 | RMII_CLK | 0 | 50 MHz Reduced Media Independent Interface (RMII) Transmit and Receive Clock Reference for Port 1 and Port 2. |
| G11 | CLKOUT | 0 | Output Clock. Pin G11 has the same frequency as XTALO ( 25 MHz ). |
| G12 | P2_ACTIVITY | 0 | Port 2 Activity LED Output Driver. The LED turns on when G12 is asserted low. |
| H10 | P2_CRS | 1 | Port 2 Carrier Sense. When H 10 is asserted high, a carrier has been sensed on Port 2. |
| H11 | P2_COL | 1 | Port 2 Media Independent Interface (MII) Collision. Pin H11 asserting high indicates a collision on Port 2. |
| H12 | P2_LINK_STATUS | 1 | Port 2 Link Status from Physical Layer (PHY). When H 12 is asserted low, the link on Port is active. |
| J1 | P1_TXEN | 0 | Port 1 MII Transmit Enable. Setting Pin J1 high enables transmission on Port 1. |
| J2 | P1_TXCLK | I | Port 1 MII Transmit Clock from PHY. |
| $\mathrm{J} 3, \mathrm{~J} 8, \mathrm{~J} 9, \mathrm{~K} 2, \mathrm{~K} 3, \mathrm{~K} 9, \mathrm{~L} 10,$ M2, | NC | N/A | No Connection. |
| J11 | P2_RXDV | 1 | Port 2 Received Data Valid. Data from the Port 2 PHY is valid when J11 is asserted high (used as CRS/RXDV in RMII mode). |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

## Table 5. Pin Function Descriptions (Continued)

| Pin No. | Mnemonic | Direction ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| J12 | P2_RXCLK | 1 | Port 2 MII Receive Clock from PHY. |
| K1 | P1_TXD0 | 0 | Transmit Data Output Bit 0 for Port 1 MII and RMII. |
| K6 | P1_RXDV | 1 | Port I MII Received Data Valid. Asserting Pin K6 high indicates that data from the Port 1 PHY is valid (used as CRS/RXDV in RMII mode). |
| K7 | P1_LINK_STATUS | 1 | Port 1 Link Status from PHY. Asserting Pin K7 low activates the Port 1 link. |
| K8 | P2_TXD1 | 0 | Transmit Data Output Bit 1 for Port 2 MII and RMII. |
| K10 | P2_RXD0 | 1 | Receive Data Input Bit 0 for Port 2 MII and RMII. |
| L1 | P1_TXD1 | 1 | Transmit Data Output Bit 1 for Port 1 MII and RMII. |
| L2 | P1_TXD2 | 0 | Transmit Data Output Bit 2 for Port 1 MII. |
| L3 | P1_RXD0 | 1 | Receive Data Input Bit 0 for Port 1 MII and RMII. |
| L4 | P1_RXD3 | 1 | Receive Data Input Bit 3 for Port 1 MII. |
| L6 | P1_CRS | 1 | Port 1 Carrier Sense. When L6 is asserted high, a carrier has been sensed on Port 1. |
| L7 | P1_ACTIVITY | 0 | Port 1 Activity LED Output Driver. The LED turns on when Pin L7 is asserted low. |
| L8 | P2_TXD0 | 0 | Transmit Data Output Bit 0 for Port 2 MII and RMII. |
| L9 | P2_TXD3 | 0 | Transmit Data Output Bit 3 for Port 2 MII. |
| L11 | P2_RXD2 | 1 | Receive Data Input Bit 2 for Port 2 MII. |
| M1 | P1_TXD3 | 0 | Transmit Data Output Bit 3 for Port 1 MII. |
| M3 | P1_RXD1 | I | Receive Data Input Bit 1 for Port 1 MII AND RMII. |
| M4 | P1_RXD2 | I | Receive Data Input Bit 2 for Port 1 MII. |
| M6 | P1_RXCLK | I | Port I MII Receive Clock from PHY. |
| M7 | P1_COL | 1 | Port 1 MII Collision. Asserting Pin M7 high indicates a collision on Port 1. |
| M8 | P2_TXEN | 0 | Port 2 MII Transmit Enable. Setting Pin M8 to high enables the Port 2 transmit. |
| M9 | P2_TXD2 | 0 | Transmit Data Output Bit 2 for Port 2 MII. |
| M10 | P2_TXCLK | 1 | Port 2 MII Transmit Clock from PHY. |
| M11 | P2_RXD1 | 1 | Receive Data Input Bit 1 for Port 2 MII and RMII. |
| M12 | P2_RXD3 | I | Receive Data Input Bit 3 for Port 2 MII. |

[^0]
## THEORY OF OPERATION

## DEVICE INTERFACES

## Oscillator

The oscillator clock source is routed to an internal phase-locked loop (PLL) to create the following clock sources:

- 25 MHz for the CLKOUT reference clock
- 50 MHz for the RMII reference clock

An oscillator used as a clock source requires a tighter tolerance.


Figure 7. Oscillator Clock Source Circuit

## Crystal

When using the REM switch with a crystal, use an oscillator pad configuration, as shown Figure 8.


Figure 8. Crystal Clock Source Circuit
The values presented in the following list are typical for operation when using a 25 MHz crystal:

- $\operatorname{ESR}=40 \Omega$
- $C_{L}=8 \mathrm{pF}$
- $R_{F}=1 \mathrm{M} \Omega$


## Reset Timing

The timing requirement for RESET is a minimum active low time of 16 ns .

## INTERNAL PRECISION TIMER

The REM switch includes an internal precision timer (IPT). The IPT maintains a system time that has a resolution of 1 ns . Use the IPT to trigger timer output events or capture input event times on the TIMERO, TIMER1, TIMER2, and TIMER3 pins, or to create a complex pulse pattern on the TIMER4, TIMER5, TIMER6, and TIMER7 pins.

## TIMER0 to TIMER3 Inputs/Outputs

TIMERO to TIMER3 inputs/outputs can be configured to either time stamp an input event or time trigger an output event. When configured to time stamp an input event, the value of the IPT is captured in a 64-bit register when the associated timer signal transitions from low to high. User software reads this register and uses the value to time stamp an associated event. For example, when the TIMERO signal transitions from low to high, the value of the IPT is stored in the Timer 0, 64-bit register (consult the UG-1285, REM Switch Software Driver User Guide for more details). The same is true when configuring TIMER1, TIMER2, or TIMER3 to time stamp input events. User software uses the generated time stamp to associate the time stored in the 64-bit register with a particular event.

When configured to time trigger an output event, the timer signal toggles when the IPT reaches the value stored in the Timer $x, 64$-bit register. The process of time triggering an output event is as follows using the Timer 0 register in the example:

1. The host processor software stores a value in the Timer 0 , 64-bit register.
2. The IPT reaches that value stored in the Timer 0,64 -bit register.
3. The TIMERO pin toggles from high to low or low to high (depending on its state when the 64-bit register was loaded).
4. The same process is followed when the TIMER1, TIMER2, and TIMER3 pins are configured to time trigger output events.

## TIMER4 to TIMER7 Outputs

TIMER4 to TIMER7 outputs are configured to output independent, IPT clock synchronized, programmable, pulse-width modulated signals. Each of these timers has a resolution of 16 ns . Each timer can have its own pulse-width modulation program that allows an arbitrary number of rising and falling edges, depending on the protocols that repeat on a programmable interval. The software drivers for the REM switch provide the capability to define the rising and falling edges for each TIMERx output.

## HOST INTERFACE

## Multiplex Bus Select

The host interface supports a separate address bus and data bus or a multiplexed address and data bus. The selection between the two types of busses is provided by the MBS signal (Pin F2),

## THEORY OF OPERATION

which is sampled on the rising edge of RESET. See Table 5 for pin function descriptions for the MBS and RESET signals.

## Data Bus Width

The host interface supports either a 16-bit or 32-bit wide data bus. The data bus width is determined by the SIZE_32 (Pin E3) signal that is sampled on the rising edge of RESET. See Table 5 for pin function descriptions for the SIZE_32 and RESET signals.

## Endianness

The host interface presents data on the data bus in either big endian or little endian format. The endianness of the data is determined by the LE signal (Pin E2), which is sampled on the rising edge of the RESET signal. See Table 5 for pin function descriptions for the LE and RESET signals.

The REM switch data bus is defined as follows:

- D0 $=$ LSB
- D15 = MSB for 16-bit bus
- D31 = MSB for 32-bit bus

For all control/status register accesses, there is no difference in operation based on the setting of the LE pin. The data representation in a host processor register must match the data that is transferred over the bus.

All control/status registers are 16 -bits wide. If using a 32 -bit bus, transfer the data in the following order: D15 to D0 (D31 to D16 are
ignored when using a 32 -bit bus). For example, the REM switch driver reads the device number register early in the initialization process. In the case of the number, $0 \times 00003300$, the value read from this register must be transferred across the bus, as shown in Table 6 and Table 7. When evaluated in the software on the host processor, the value of these 32 bits results in $0 \times 00003300$.

For queue accesses, the REM switch treats all data as byte arrays. Consider the following example of a stream of bytes received over an Ethernet cable into a REM switch port and then transferred to the host. The packet data in network order is as follows: $0 \times 00$, $0 \times 01,0 \times 02,0 \times 03,0 \times 04,0 x 05,0 \times 06,0 x 07,0 \times 08,0 \times 09,0 x 0 A, 0 x 0 B$, $0 \times 0 C, 0 \times 0 D, 0 \times 0 E, 0 x 0 F$.

The data is read differently depending on the setting, as follows:

- Big endian 16-bit host interface: 0x0001, 0x0203, 0x0405, $0 \times 0607,0 \times 0809,0 \times 0 A 0 B, 0 x 0 C 0 D, 0 x 0 E 0 F$.
- Big endian 32-bit host interface: 0x00010203, 0x04050607, 0x08090AOB, Ox0CODOEOF.
- Little endian 16-bit host interface: 0x0100, 0x0302, 0x0504, $0 \times 0706,0 \times 0908,0 \times 0 B 0 A, 0 x 0 D 0 C, 0 x 0 F 0 E$.
- Little endian 32-bit host interface: 0x03020100, 0x07060504, 0x0BOA0908, 0x0FOEODOC.

Consult the UG-1285, REM Switch Software Driver User Guide for more details on how to handle endianness in an application of a device.

Table 6. Control/Status Registers Bit Map—Bits[D31:D16]

| D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 7. Control/Status Registers Bit Map-Bits[D15:D0]

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 8. Big Endian 16-Bit Data Bus Bit Map, OxOEOF Hexadecimal-Bits[D31:D16]

| D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 9. Big Endian 16-Bit Data Bus Bit Map, OxOEOF Hexadecimal-Bits[D15:D0]

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

Table 10. Big Endian 32-Bit Data Bus Bit Map, 0x0CODOEOF Hexadecimal—Bits[D31:D16]

| D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |

Table 11. Big Endian 32-Bit Data Bus Bit Map, 0x0CODOEOF Hexadecimal-Bits[D15:D0]

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

## THEORY OF OPERATION

Table 12. Little Endian 16-Bit Data Bus Bit Map, Ox0EOF Hexadecimal-Bits[D31:D16]

| D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 13. Little Endian 16-Bit Data Bus Bit Map, 0x0EOF Hexadecimal-Bits[D15:D0]

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

Table 14. Little Endian 32-Bit Data Bus Bit Map, 0x0F0EODOC Hexadecimal-Bits[D31:D16]

| D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

Table 15. Little Endian 32-Bit Data Bus Bit Map, 0x0F0E0D0C Hexadecimal—Bits[D15:D0]

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |

## THEORY OF OPERATION

## Address/Data Bus Operation

The host interface address/data bus connects to the address/ data bus of the CPU. There are four bits of data for the address bus and either 16 bits or 32 bits of data for the data bus. Each REM switch address is 32 -bit aligned, meaning that the addresses increment by four bytes (A05 to A02). Regardless of whether the data bus is 16 bits wide or 32 bits wide, the least significant address bit supplied to the REM switch is always the same.
In addition, all accesses to indirect registers return the register data in the lower 16 bits only (even if the interface is 32 bits wide). For wider registers, such as a 64 -bit timer, use a repeated set of reads or writes to access the full content of the register.

## Nonmultiplexed Address Data Bus

MBS $=0$ selects the nonmultiplexed address data bus configuration. The read and write cycle timings are defined in Figure 2 and Figure 3 . See Table 2 for the read and write cycle timing parameters.

## Multiplexed Address Data Bus

MBS $=1$ selects the multiplexed address data bus configuration.
The read and write cycle timings are defined in Figure 4 and Figure
5. See Table 3 for the read and write cycle timing parameters.

## Register and Data Access

Four bits of address provide direct access to 16 registers. A read cycle or a write cycle obtains or sets the data in these registers. To access additional registers, use the host indirect address register. The direct address register definitions are provided in Table 16.
The REM switch software driver provides the necessary application programming interface (API) functions to access these registers and manage all aspects of the switch for a specific protocol. Ethernet packets are received and transmitted directly through the Queue 0, Queue 1, Queue 2, and Queue 3 read and write registers, depending on the protocol.

Ethernet protocol control and switch management are performed by the software driver API through the host read/write queue data registers and the host directindirect registers (refer to the UG-1285, REM Switch Driver User Guide for more information about these registers). Interrupt management is performed by the software driver API using the three interrupt lines in conjunction with the queue status register, timer status register, universal input/output controller (UIC) interrupt status register, and the composite interrupt status register.

Table 16. Direct Address Register Definitions

| Register Name | Width | Address[5:0] | Read/Write ${ }^{1}$ | Reset Value ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| Queue 0 Read | 16/32 | 0x00 | R | 0x00000000 |
| Queue 0 Write | 16/32 | 0x00 | W | N/A |
| Queue 1 Read | 16/32 | 0x04 | R | 0x00000000 |
| Queue 1 Write | 16/32 | 0x04 | W | N/A |
| Queue 2 Read | 16/32 | 0x08 | R | 0x00000000 |
| Queue 2 Write | 16/32 | 0x08 | W | N/A |
| Queue 3 Read | 16/32 | OxOC | R | 0x00000000 |
| Queue 3 Write | 16/32 | OxOC | W | N/A |
| Reserved | N/A | $0 \times 10$ to $0 \times 14$ |  | N/A |
| Host Read Queue 0 Data | 16/32 | $0 \times 18$ | R | 0x00000000 |
| Host Read Queue 0 Data Head | 16/32 | $0 \times 18$ | W | 0x00000000 |
| Host Read Queue 1 Data | 16/32 | $0 \times 1 \mathrm{C}$ | R | 0x00000000 |
| Host Read Queue 1 Data Head | 16/32 | $0 \times 1 C$ | W | N/A |
| Queue Status Register | 16 | 0x20 | R/W | 0x00000F00 |
| Timer Status Register | 16 | 0x24 | R/W | 0x00000000 |
| UIC Interrupt Status | 16 | 0x28 | R/W | Ox0000 |
| Composite Interrupt Status | 16 | 0x2C | R | 0x0000 |
| Host Indirect Address | 16 | 0x30 | R/W | Ox0000 |
| Host Indirect Read Data | 16 | 0x34 | R | N/A |
| Host Indirect Write Data | 16 | 0x34 | W | N/A |
| Host Write Queue 0 Completion | 16 | $0 \times 38$ | R | Ox0000 |
| Host Write Queue 1 Completion | 16 | 0x3C | R | 0x0000 |

[^1]
## THEORY OF OPERATION

2 N/A means not applicable.

## Interrupts

Three interrupt lines are outputs from the REM switch; these three lines are labeled $\operatorname{INTO}$, $\operatorname{INT} 1$, and INT2. Each of these interrupt lines must be mapped according to the interrupt inputs of the host processor. To ensure the best protocol performance, give INT2 the highest priority in the processor priority scheme, and do not disable it.

The interrupt lines are mapped to the events defined by the queue status register, timer status register, UIC interrupt status register, and composite interrupt status register for each protocol. It is the responsibility of the software driver API to provide the appropriate interrupt service routine for the mapped event. Refer to the UG-1285, REM Switch Driver User Guide, for technical details on handling REM switch interrupts for a specific industrial Ethernet protocol.
When an interrupt event defined in the appropriate status registers occurs, the associated REM switch interrupt output line becomes active (Logic 1) and remains active until the register is cleared. If multiple events are mapped to the same REM switch interrupt output, and more than one becomes active, the associated interrupt line remains in the active (Logic 1) state until all active interrupt source registers are cleared.

Note that although the interrupts, INT0, INT1, and INT2, are labeled as priorities of low, medium, and high, there is not any inherent priority on the lines themselves, and they can be mapped accordingly.

## ETHERNET INTERFACE

There are two Ethernet ports on the REM switch. Each port is capable of configuration to support RMIII or MIII. Each port also has an input for link status from the PHY and an output for a link activity LED.

## Connections

The pins associated specifically with the RMII and MII interfaces are listed in Table 17; their full descriptions are defined in Table 5.

The RMII interface is a seven-signal interface for each port (see Figure 9). This interface uses a 50 MHz reference clock (RMII_ CLK) provided by the REM switch to the PHY.
The MII interface is a 14 -signal interface for each port (see Figure
10). The REM switch provides the base clock to the PHYs using
the synchronized 25 MHz CLKOUT signal. The PHYs then provide a receive and transmit clock (RX_CLK and TX_CLK) for each port.

## Link Status and Activity

The Px_LINK STATUS signal is an input to the REM switch from the selected $\overline{\mathrm{P}} \mathrm{H}$, configured so that the $\overline{\mathrm{Px}}$ _LINK_STATUS signal is asserted continuously (not blinking) and determines the link up or link down state.

The Px_ACTIVITY signal is an output from the REM switch and is typically used to drive an LED to indicate a link is valid.


Figure 9. REM Switch Configured for RMII Interface


Figure 10. REM Switch Configured for MII Interface

Table 17. Brief Descriptions for MII and RMII Pins

| Pin No. | Mnemonic | Brief Description |
| :--- | :--- | :--- |
| G10 | RMII_CLK | 50 MHz RMII Transmit and Receive Clock for Port 1 and Port 2. |
| G11 | CLKOUT | Output Clock. |
| G12 | P2_ACTIVITY | Port 2 Activity LED Output Driver. |
| H10 | P2_CRS | Port 2 Carrier Sense. |

## THEORY OF OPERATION

Table 17. Brief Descriptions for MII and RMII Pins (Continued)

| Pin No. | Mnemonic | Brief Description |
| :--- | :--- | :--- |
| H11 | P2_COL | Port 2 MII Collision. |
| H12 | P2_LINK_STATUS | Port 2 Link Status from PHY. |
| J1 | P1_TXEN | Port 1 MII Transmit Enable. |
| J2 | P1_TXCLK | Port 1 MII Transmit Clock from PHY. |
| J11 | P2_RXDV | Port 2 Received Data Valid. |
| J12 | P2_RXCLK | Port 2 MII Receive Clock from PHY. |
| K1 | P1_TXD0 | Transmit Data Output Bit 0 for Port 1 MII, RMII. |
| K6 | P1_RXDV | Port I MII Received Data Valid. |
| K7 | P1_LINK_STATUS | Port 1 Link Status from PHY. |
| K8 | P2_TXD1 | Transmit Data Output Bit 1 for Port 2 MII, RMII. |
| K10 | P2_RXD0 | Receive Data Input Bit 0 for Port 2 MII, RMII. |
| L1 | P1_TXD1 | Transmit Data Output Bit 1 for Port 1 MII, RMII. |
| L2 | P1_TXD2 | Transmit Data Output Bit 2 for Port 1 MII. |
| L3 | P1_RXD0 | Receive Data Input Bit 0 for Port 1 MII, RMII.. |
| L4 | P1_RXD3 | Receive Data Input Bit 3 for Port 1 MII. |
| L6 | P1_CRS | Port 1 MII Carrier Sense. |
| L7 | P1_ACTIVITY | Port 1 Activity LED Output Driver. |
| L8 | P2_TXD0 | Transmit Data Output Bit 0 for Port 2 MII, RMII. |
| L9 | P2_TXD3 | Transmit Data Output Bit 3 for Port 2 MII. |
| L11 | P2_RXD2 | Receive Data Input Bit 2 for Port 2 MII. |
| M1 | P1_TXD3 | Transmit Data Output Bit 3 for Port 1 MII. |
| M3 | P1_RXD1 | Receive Data Input Bit 1 for Port 1 MII, RMII. |
| M4 | P1_RXD2 | Receive Data Input Bit 2 for Port 1 MII. |
| M6 | P1_RXCLK | Port 1 Receive Clock from PHY. |
| M7 | P1_COL | Port 1 MII Collision. |
| M8 | P2_TXEN | Port 2 MII Transmit Enable. |
| M9 | P2_TXD2 | Transmit Data Output Bit 2 for Port 2 MII. |
| M10 | P2_TXCLK | Port 2 MII Transmit Clock from PHY. |
| M11 | P2_RXD1 | Receive Data Input Bit 1 for Port 2 MII, RMII.. |
| M12 | P2_RXD3 | Receive Data Input Bit 3 for Port 2 MII. |

## APPLICATIONS INFORMATION



Figure 11. Application for the REM Switch

## REM SWITCH HARDWARE

The basic REM switch hardware is identified as the fido5100 or fido5200. For example, the fido5100 supports the following protocols:

- PROFINET RT and IRT, Class B and Class C
- EtherNetIP with and without DLR, QuickConnect, CIP Sync, and CIP Motion
- Modbus TCP

The fido5200 supports the following protocols:

- EtherCAT
- All protocols defined for the fido5100

The REM switches are PI Net Load Class III capable. It also supports IEEE 1588 Version 2 for ordinary clock (both peer to peer and end to end transparent clocks), raw frames, and user datagram protocol (UDP), as well as discovery configuration protocol (DCP), link layer discovery protocol (LLDP), dynamic host configuration protocol (DHCP), rapid spanning tree protocol (RSTP), virtual local area network (VLAN), and Internet group management protocol (IGMP) snooping support.

## REM Switch Drivers

The REM switch driver for each protocol is provided as portable C code. The REM Switch Software Driver User Guide describes the driver for each protocol and its integration into a host processor. Refer to UG-1285 to download the user guide.

## BOARD LAYOUT

The following guidelines provide best practice for board layout with the REM switch:

- Use individual polygons for the power planes for each of the three supplies. Allow at least 0.2 mm of isolation between the power planes.
- Isolate clock signals from the other traces and make them as short as possible.
- A minimum clearance around the REM switch of 3 mm is required to facilitate heat dissipation.


## DESIGN CONSIDERATIONS

## Power

The REM switch require 1.2 V and 3.3 V power supplies. Each power level requires its own power plane on the PCB.

The REM switch uses 3.3 V LVCMOS logic levels for its I/O. This I/O requires a $3.3 \mathrm{~V}( \pm 10 \%)$ power supply circuit. Ideally, this circuit uses a low noise switching power supply. The REM switch use a $1.2 \mathrm{~V}( \pm 10 \%)$ supply for the core of the chip. The core power supply requires its own power plane on the PCB. Additional best practices include

- Use one $0.1 \mu \mathrm{~F}$ bypass capacitor for every 1.2 V power pin.
- Use a power supply IC rated to supply at least 100 mA .
- Supply 3.3 V power from its own layer on the PCB to the 3.3 V power input pins on the REM switch.
- Use one $0.1 \mu \mathrm{~F}$ bypass capacitor for every 3.3 V power pin.
- For the 1.2 V analog supply, the signal must be isolated using a $120 \Omega, 500 \mathrm{~mA}$ ferrite bead and $10 \mu \mathrm{~F}, 1 \mu \mathrm{~F}$, and $0.1 \mu \mathrm{~F}$ filtering capacitors.


## Reset

The $\overline{\mathrm{RESET}}$ signal is typically driven by the host microprocessor that is paired with the REM switch. RESET is an active low signal; therefore, pull RESET high as power becomes valid.

## Physical Layer (PHY)

The REM switch is designed intentionally without PHYs because of the different requirements on PHY performance. EtherCAT and PROFINET IRT have much tighter latency and jitter requirements than standard Ethernet. The ADIN1200 is a low power, single port, 10 Mbps, and 100 Mbps Ethernet PHY. It is designed for industrial Ethernet applications and pairs well with fido ${ }^{\circledR}$ devices where a PHY is needed.

## Clocking

Most PHYs allow the user to clock the PHY with a crystal oscillator or a separate clock source when using an MII interface. It is a

## APPLICATIONS INFORMATION

requirement for EtherCAT designs (and recommended for other designs) to use the CLKOUT signal from the REM switch as the clock source for the PHYs. This approach minimizes jitter as much as possible.
CLKOUT from the REM switch is a 25 MHz clock signal generated from the 25 MHz input clock to the REM switch using the internal PLL of the REM switch. The PHY uses the 25 MHz CLKOUT signal to generate the MII receive ( Rx ) and transmit ( Tx ) clock inputs (P1_RXCLK, P1_TXCLK, P2_RXCLK, and P2_TXCLK pins) to the REM switch.

For RMII, the REM switch generates the required 50 MHz clock for the RMII interface. The clock is generated from the 25 MHz input clock to the REM switch using the internal PLL of the REM switch.

As with all clock signals, take care when routing these signals to minimize noise and loading effects.

## Management Data Input/Output (MDIO)

All PHYs require configuration and can provide some type of status information in return. Each PHY is different, but most PHYs use
a management data input/output (MDIO) interface to communicate this configuration and status. The REM switch does not provide separate communication to the PHYs. The host processor paired with the REM switch is required to provide this PHY communication.

Contact Analog Devices, Inc., technical support regarding questions about PHY settings or the MDIO interface.

## RAPID PLATFORM GENERATION 2 (RPG2) SOLUTION

When using the RapID Platform Generation 2 (RPG2) solution with the embedded reference design, the fido5110BBCZ, fid 05110 CBCZ , fido5210BBCZ, and fido5210CBCZ are the only versions of the real-time Ethernet multiprotocol switch that work with the industrial Ethernet protocols related to this solution. See the Ordering Guide section.

## SILICON ANOMALY

This anomaly list describes the known bugs, anomalies, and workarounds for the fid05100/fid05200.
Analog Devices, Inc., is committed, through future silicon revisions, to continuously improving silicon functionality. Analog Devices tries to ensure that these future silicon revisions remain compatible with your present software/systems by implementing the recommended workarounds outlined here.

## FIDO5100/FIDO5200 FUNCTIONALITY ISSUES

Table 18. fido5100/fido 5200 Functionality Issues

| Silicon Revision Identifier | Silicon Status | Anomaly Sheet | Number of Reported Anomalies |
| :--- | :--- | :--- | :--- |
| 0 | Released | Rev. 0 | 1 |

## FUNCTIONALITY ISSUES

Table 19. Logical Write Errata for the fido5200 [er001]

| Background <br> Issue | When using the fido5200, the logical memory read write (LRW) command is not updated correctly. <br> Condition: occurs when the output process data objects (PDOs) are not configured. <br> Impact: the EtherCAT leader reports an invalid working counter. <br> Root cause: the fido5200 hardware wrongly updates the working counter (WC) for the logical memory read write command when the output <br> data is not mapped. <br> Option 1: configure one of the receive PDOs of one byte in the EtherCAT slave information (ESI) file or by having the EtherCAT leader use <br> dynamic PDOs. <br> Option 2: instead of a logical memory read write, a logical memory read (LRD) can be used when the outputs are not configured. The <br> logical memory read can be implemented in the ESI file or during the configuration for the EtherCAT leader. <br> None. |
| :--- | :--- |
| Related Issues |  |

## OUTLINE DIMENSIONS



COMPLIANT WITH JEDEC STANDARDS MO-275-EEAB-1
Figure 12. 144-Ball Chip Scale Package Ball Grid Array [CSP_BGA]
(BC-144-12)
Dimensions shown in millimeters
Updated: January 17, 2022
ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description | Packing Quantity | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| FID05100BBCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |
| FID05100CBCZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |
| FIDO5110BBCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |
| FID05110CBCZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |
| FID05200BBCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |
| FID05200CBCZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |
| FID05210BBCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |
| FIDO5210BBCZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) | Reel, 1500 | BC-144-12 |
| FID05210CBCZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 144-Ball CSPBGA ( $10 \mathrm{~mm} \times 10 \mathrm{~mm} \times 1.24 \mathrm{~mm}$ ) |  | BC-144-12 |

[^2]
[^0]:    1 I is input, I/O is input/output, O is output, and N/A is not applicable.

[^1]:    1 R means read only, W means write only, and R/W means read/write.

[^2]:    1 Z = RoHS Compliant Part.

