

Product Change Notification - SYST-30FHLG675

Date:

02 Sep 2019

Product Category:

High-Side Current Sense Amplifiers

Affected CPNs:

|| || || ||

Notification subject:

Data Sheet - MCP6C02 Data Sheet

Notification text:

SYST-30FHLG675

Microchip has released a new Product Documents for the MCP6C02 Data Sheet of devices. If you are using one of these devices please read the document located at MCP6C02 Data Sheet.

Notification Status: Final

Description of Change: The following is the list of modifications:

- 1) Added the H-Temp part in an 8 lead 3 × 3 VDFN package
- 2) Clarified specifications, timing diagrams and power calculations
- 3) Added discussion on circuit protection.

Impacts to Data Sheet: None

Reason for Change: To Improve Manufacturability

Change Implementation Status: Complete

Date Document Changes Effective: 02 September 2019

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A Attachment(s):

MCP6C02 Data Sheet

Please contact your local <u>Microchip sales office</u> with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN home page</u> select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

SYST-30FHLG675 - Data Sheet - MCP6C02 Data Sheet

Affected Catalog Part Numbers (CPN)

MCP6C02T-020E/CHY

MCP6C02T-020E/CHYVAO

MCP6C02T-020H/Q8B

MCP6C02T-020H/Q8BVAO

MCP6C02T-050E/CHY

MCP6C02T-050E/CHYVAO

MCP6C02T-050H/Q8B

MCP6C02T-050H/Q8BVAO

MCP6C02T-100E/CHY

MCP6C02T-100E/CHYVAO

MCP6C02T-100H/Q8B

MCP6C02T-100H/Q8BVAO

Date: Sunday, September 01, 2019

MCP6C02

Zero-Drift, 65V High-Side Current Sense Amplifier

Features

- Single Amplifier: MCP6C02
- · Bidirectional or Unidirectional
- · Input (Common-mode) Voltages:
 - +3.0V to +65V, specified
 - +2.8V to +68V, operating
 - -0.3V to +70V, survival
- · Power Supply:
 - 2.0V to 5.5V
 - Single or Dual (Split) Supplies
- · High DC Precision:
 - V_{OS}: ±1.65 μV (typical)
 - CMRR: 154 dB (typical)
 - PSRR: 138 dB (typical)
 - Gain Error: ±0.1% (typical)
- Preset Gains: 20, 50 and 100 V/V
- · POR Protection:
 - HV POR for $V_{IP} V_{SS}$
 - LV POR for V_{DD} V_{SS}
- · Bandwidth: 500 kHz (typical)
- · Supply Currents:
 - I_{DD}: 490 μA (typical)
 - I_{BP}: 170 μA (typical)
- · Enhanced EMI Protection:
 - EMIRR: 118 dB at 2.4 GHz (typical)
- · Specified Temperature Ranges:
 - -40°C to +125°C (E-Temp part)
 - -40°C to +150°C (H-Temp part)

Typical Applications

- Automotive (see Product Identification System)
 - AEC-Q100 Qualified, Grade 0 (VDFN package)
 - AEC-Q100 Qualified, Grade 1 (SOT-23 package)
- · Motor Control
- · Analog Level Shifter
- · Industrial Computing
- · Battery Monitor/Tester

Related Products

- MCP6C04-020
- MCP6C04-050
- MCP6C04-100


General Description

The Microchip Technology Inc. MCP6C02 high-side current sense amplifier is offered with preset gains of 20, 50 and 100 V/V. The Common-mode input range (V_{IP}) is +3V to +65V. The Differential-mode input range ($V_{DM} = V_{IP} - V_{IM}$) supports unidirectional and bidirectional applications.


The power supply can be set between 2.0V and 5.5V. Parts in the SOT-23 package are specified over -40°C to +125°C (E-Temp), while parts in the 3×3 VDFN package are specified over -40°C to +150°C (H-Temp).

The Zero-Drift architecture supports very low input errors, which allow a design to use shunt resistors of lower value (and lower power dissipation).

Package Types (Top View)




Typical Application Circuit



MCP6C02

Functional Diagram



Gain Options

Table 1 shows key specifications that differentiate between the three different differential gain (G_{DM}) options. See Section 1.0 "Electrical Characteristics", Section 6.0 "Packaging Information" and the Product Identification System for further information on the GDM options available.

TABLE 1: KEY DIFFERENTIATING SPECIFICATIONS

Part No.	G _{DM} (V/V) Nom.	V _{OS} (± μV) Max.	TC ₁ (± nV/°C) Max.	CMRR (dB) Min.	PSRR (dB) Min.	V _{DMH} (V) Min.	BW (kHz) Typ.	E _{ni} (μV _{p-p}) Typ.	e _{ni} (nV/√Hz) Typ.
MCP6C02-020	20	16	90	132	109	0.265	500	1.54	74
MCP6C02-050	50	14	70	138	115	0.106		0.95	46
MCP6C02-100	100	12	65		116	0.053	390	0.92	44

Note 1: V_{OS} and TC₁ limits are by design and characterization only.

2: TC₁ covers the Extended Temperature Range (-40°C to +125°C) and the High Temperature Range (-40°C to +150°C).

3: CMRR is at $V_{DD} = 5.5V$.

4: E_{ni} is at f = 0.1 Hz to 10 Hz. e_{ni} is at f < 500 Hz.

Figure 1, Figure 2 and Figure 3 show input offset voltage versus temperature for the three gain options (G_{DM} = 20, 50 and 100 V/V).




FIGURE 1: Input Offset Voltage vs. Temperature, $G_{DM} = 20 \text{ V/V}$.




FIGURE 2: Input Offset Voltage vs. Temperature, $G_{DM} = 50 \text{ V/V}$.




FIGURE 3: Input Offset Voltage vs. Temperature, $G_{DM} = 100 \text{ V/V}$.

The MCP6C02's CMRR supports applications in noisy environments. Figure 4 shows how CMRR is high, even for frequencies near 100 kHz.




FIGURE 4: CMRR vs. Frequency.

١	И	C	Р	6	C	0	2
		•		•	•	•	

NOTES:

1.0 ELECTRICAL CHARACTERISTICS

1.1 Absolute Maximum Ratings †

V _{DD} – V _{SS}	0.3V to +5.5V
Current at Input Pins (Note 1)	±2 mA
Analog Inputs (V _{IP} and V _{IM}) (Note 1)	0.3V to +70V
All Other Inputs and Outputs	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Input Difference Voltage (V _{DM}) (Note 1)	±1.2V
Output Short-Circuit Current	Continuous
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature (Note 2)	+155°C
ESD protection (HBM, CDM, MM)	≥ 2 kV, 2 kV, 300V

[†] **Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

- Note 1: These voltage and current ratings are physically independent; each required condition must be enforced by the user (see Section 5.1.1 "Input Voltage Limits" and Section 5.1.2 "Input Current Limits").
 - 2: The Absolute Maximum Junction Temperature is not intended for continuous use.

1.2 Voltage and Temperature Ranges

The various voltage and temperature ranges are listed in Table 1-1.

TABLE 1-1: VOLTAGE AND TEMPERATURE RANGES

Darameter	lluita	C 0/00	Comment			R	ange	
Parameter	Units	G _{DM} (V/V)	Comment	Туре	Sym.	Spec.	Oper.	Abs. Min./Max.
V _{DD} (Note 2)	V	All	V _{DD} ↑ (LV POR on)	Min.	V_{DDL}	2.0	1.7	-0.3
			LV POR Hysteresis		V _{PLH} -	0.1 Typ.	_	_
			_	Тур.		2.0 to 5.5	_	_
				Max.	V_{DDH}	5.5	5.5	5.5
V _{IP} (Note 2)	V	All	V _{IP} ↑ (HV POR on)	Min.	V _{IPL}	3.0	2.8	-0.3
			V _{IP} ↓ (HV POR on)		V _{IPLD}	2.8	2.6	
			HV POR Hysteresis		V _{IPLH}	0.2 Typ.	0.2 Typ.	_
			_	Тур.		34	_	_
				Max.	V _{IPH}	65	68	70

Note 1: All of this table's limits are set by design and characterization.

- 2: The HV POR is triggered by V_{IP}, with hysteresis. The LV POR is triggered by V_{DD}, with hysteresis.
- 3: $V_{DM} = V_{IP} V_{IM}$. V_{IM} is in its range when both V_{IP} and V_{DM} are in their ranges.
- **4:** Allowing the ambient temperature (T_A) to exceed the Maximum Ambient Temperature limit (T_{AH}) may cause parameters to exceed their specified limits. See **Section 1.1 "Absolute Maximum Ratings †"** for the Absolute Maximum Junction Temperature and Storage Temperature limits.
- 5: V_{OL} and V_{OH} are at $R_L = 1 \text{ k}\Omega$.

MCP6C02

TABLE 1-1: VOLTAGE AND TEMPERATURE RANGES (CONTINUED)

						•		
Doromotor	Unito	C 0/00	Commont			R	ange	
Parameter	Units	G _{DM} (V/V)	Comment	Туре	Sym.	Spec.	Oper.	Abs. Min./Max.
V _{REF}	V	All		Min.	V_{RL}	0	0	-0.3
				Тур.	_	V _{DD} /4	_	1
				Max.	V_{RH}	V _{DD} – 1.25	V _{DD} – 1.15	V _{DD} + 0.3
V _{OUT}	V	All	_	Min.	V _{OL}	0.06 Max	0	-0.3
(Note 5)				Тур.	_	V _{DD} /2	_	
				Max.	V _{OH}	V _{DD} – 0.13 Min	V_{DD}	V _{DD} + 0.3
V_{DM}	V	20	_	Min.	V_{DML}	-3/G _{DM}	-4.25/G _{DM}	-1.2
		50, 100				-4.05/G _{DM}		
		All		Тур.	_	0		_
				Max.	V_{DMH}	5.3/G _{DM}	5.5/G _{DM}	+1.2
T _A	°C	All	E-Temp and	Min.	T _{AL}	-40	-40	-40
			H-Temp Parts	Тур.	_	25	_	
			E-Temp Parts	Max.	T _{AH}	+125	+150	+155
			H-Temp Parts			+150	+155	

Note 1: All of this table's limits are set by design and characterization.

- 2: The HV POR is triggered by V_{IP} , with hysteresis. The LV POR is triggered by V_{DD} , with hysteresis.
- 3: $V_{DM} = V_{IP} V_{IM}$. V_{IM} is in its range when both V_{IP} and V_{DM} are in their ranges.
- **4:** Allowing the ambient temperature (T_A) to exceed the Maximum Ambient Temperature limit (T_{AH}) may cause parameters to exceed their specified limits. See **Section 1.1 "Absolute Maximum Ratings †"** for the Absolute Maximum Junction Temperature and Storage Temperature limits.
- 5: V_{OL} and V_{OH} are at R_L = 1 k Ω .

1.3 Specifications

TABLE 1-2: DC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = 2.0$ V to 5.5V, $V_{SS} = GND$, $V_{IP} = 34$ V, $V_{DM} = 0$ V, $V_{REF} = V_{DD}/4$, $V_{L} = V_{DD}/2$ and $R_{L} = 10$ kΩ to V_{L} ; see Figure 1-9 and Figure 1-10.

±0.09 100 100 TC ₁ Aging ΔTC ₁ — ±1.9 — nV/°C 20 ±1.1 100 Power Supply Rejection Ratio PSRR 109 134 — dB 20 100 115 138 138 100 100 116 140 100 100 117 118 100 100 100 118 120 170 215 μA All V _{DD} = 2.0V to 5.5V V _{DD} = 2.0V to 5.5V V _{DD} = 5.5V V _{DD}	$v_{DM} = 0v$, $v_{REF} = v_{DD}/4$, $v_L = v_{DD}/2$ and $R_L = 10 \text{ k}\Omega$ to v_L ; see Figure 1-9 and Figure 1-10.											
Input Offset Voltage	Parameter	Sym.	Min.	Тур.	Max.	Units	Gain	Conditions				
TC ₁	Input Offset (V _{IP} = V _{IM}) (N	lote 1)										
VOS Drift, Linear Temp. Co. TC₁ -90 ±10 +90 nV°C ±10 50 mV°C ±10 mov °C ±10 mov °C ±10 mov °C ±10 mov °C ±100 mov °C mov °C ±100 mov °C	Input Offset Voltage	Vos	-16	±1.9	+16	μV	20	Note 2				
Vos Drift, Linear Temp. Co. TC1 -90 ±10 +90 nV/°C 20 50 100			-14	±1.65	+14		50					
Linear Temp. Co. -70			-12	±1.5	+12		100					
Vos Drift, Quadratic Temp. Co. TC2 — ±60 — pV/°C2 20 50 100 100		TC ₁	-90	±10	+90	nV/°C	20					
Vos Drift, Quadratic Temp. Co. ±60	Linear Temp. Co.		-70	±8	+70		50					
\$\frac{\pmu}{\pmu}\$ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			-65	±7	+65		100	(Note 2, Note 3)				
V _{OS} Drift, Exponential Temp. Co. TC _X		TC ₂	_	±60	_	pV/°C ²	20					
Vos Drift, Exponential Temp. Co. TC _X	Quadratic Temp. Co.			±95			50					
Exponential Temp. Co.				±105			100					
Vos Aging		TC _X	_	1.8	_	μV	20					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Exponential Temp. Co.			0.31			50					
±0.11 ±0.09 TC ₁ Aging				0.10			100					
±0.09 100 100 TC ₁ Aging ΔTC ₁ — ±1.9 — nV/°C 20 50 100 Power Supply Rejection Ratio PSRR 109 134 — dB 20 100 100 100 115 138 138 100 100 100 100 1	V _{OS} Aging	ΔV _{OS}	_	±0.18	_	μV	20	108 hr at +150°C				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				±0.11			50	(changes measured at +25°C)				
±1.1 ±1.0 100 100 Power Supply Rejection Ratio PSRR 109 134 — dB 20 50 100 115 138 138 100 100 116 140 100 100 117 118 100 100 100 118 120 170 215 μA All V _{DD} = 2.0V to 5.5V V _{IP} 's Input Bias Current I _{BP} 120 170 215 μA All V _{DD} = 5.5V				±0.09			100					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TC ₁ Aging	ΔTC ₁	_	±1.9	_	nV/°C	20					
Power Supply Rejection Ratio PSRR 109 134 — dB 20 V _{DD} = 2.0V to 5.5V Input Current and Impedance (V _{IP} and V _{IM}) 116 140 100 100 Input Current and Impedance (V _{IP} and V _{IM}) V _{IP} 's Input Bias Current I _{BP} 120 170 215 μA All V _{DD} = 2.0V to 5.5V V _{IM} 's Input Bias Current I _{BM} — ±0.2 — nA V _{DD} = 5.5V V _{DD} = 5.5V I _{BM2} 3 -2 nA V _{DD} = 5.5V, V _{DM} = V _{DML} V _{DD} = 5.5V, V _{DM} = V _{DMH} Capacitance at V _{IP} C _{VIP} — 40 — pF Capacitance at V _{IM} C _{VIM} 11 The contract of the c				±1.1			50					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				±1.0			100					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Power Supply Rejection	PSRR	109	134	_	dB	20	V _{DD} = 2.0V to 5.5V				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ratio		115	138			50					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			116	140			100					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Current and Imped	ance (V _{IP}	and V _{IM})			•						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{IP} 's Input Bias Current	I _{BP}	120	170	215	μA	All	V _{DD} = 2.0V to 5.5V				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{IM} 's Input Bias Current	I _{BM}	_	±0.2	_	nA		V _{DD} = 5.5V				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		I _{BM2}		3				V_{DD} = 5.5V, V_{DM} = V_{DML}				
Capacitance at V_{IP} C_{VIP} — 40 — pF Capacitance at V_{IM} C_{VIM} 11				-2				V_{DD} = 5.5V, V_{DM} = V_{DMH}				
Capacitance at V _{IM} C _{VIM} 11	Capacitance at V _{IP}		_	40	_	pF						
	Capacitance at V _{IM}			11								
	Capacitance across V _{DM}	C _{VDM}		12								

Note 1: The V_{IP} input is treated as the Common-mode input (e.g., for CMRR). $V_{DM} = (V_{IP} - V_{IM})$.

^{2:} Set by design and characterization. V_{OS} is screened in production (see Appendix B: "Offset Test Screens").

^{3:} See the discussion in Section 1.6.2, Input Offset Related Errors.

^{4:} See Section 1.6, Explanation of DC Error Specifications.

MCP6C02

TABLE 1-2: DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = 2.0V to 5.5V, V_{SS} = GND, V_{IP} = 34V, V_{DM} = 0V, V_{REF} = $V_{DD}/4$, V_L = $V_{DD}/2$ and V_L = 10 kΩ to V_L ; see Figure 1-9 and Figure 1-10.

		Sym Min Tyn Max					
Parameter	Sym.	Min.	Тур.	Max.	Units	Gain	Conditions
Input Common-Mode Vol	tage (V _{IP})						
V _{IP} 's Voltage Range Low	V_{IPL}	_	2.4	3.0	V	All	V _{IP} ↑
	V_{IPLD}		2.15	2.8			$V_{IP}\downarrow$
	V _{IPLH}		0.2	_			V _{IPLH} = V _{IPL} – V _{IPLD}
V _{IP} 's Voltage Range High	V _{IPH}	65	_	_			
Common-Mode Rejection	CMRR	132	159	_	dB	20	$V_{DD} = 2.0V \text{ to } 5.5V,$
Ratio		138	163			50	V _{IP} = 3V to 65V
			165			100	
Common-Mode Nonlinearity (Note 4)	INL _{CM}	_	±0.006	_	ppm	All	V_{DD} = 5.5V, V_{IP} = 3V to 65V
Reference Voltage (V _{REF})							
Reference Voltage	V_{RL}	_	_	0	V	All	See Section 5.1.6, Setting
Range (Note 2)	V_{RH}	V _{DD} −1.25	_	_			the Voltage at VREF
Gain Resistance	$R_F + R_G$	_	175	_	kΩ	20	
			185			50	
			240			100	
V _{REF} Input Capacitance	C_{REF}	_	11	_	pF	All	
Differential Input (V _{DM}) (Note 1)						
Differential Gain	G_DM		20		V/V	20	MCP6C02-020
			50			50	MCP6C02-050
			100			100	MCP6C02-100
Differential Input (V _{DM}) -	Continue						,
Differential Input Voltage	V_{DML}	-3/G _{DM}		_	V	20	$V_{DD} = 5.5V, V_{REF} = 4.1V,$
Range		-4.05/G _{DM}				50, 100	V _L = 0V
	V _{DMH}	_		5.3/G _{DM}		All	V _{DD} = 5.5V, V _{REF} = 0V,
	DIVILI			o a Divi			$V_L = V_{DD}$
Differential Gain Error	9 _E	_	±0.1	_	%		V_{DD} = 2.0V, V_{REF} = 0.5V, $G_{DM}V_{DM}$ = -0.4V to 1.4V
		-1.6	±0.1	+1.6			V_{DD} = 5.5V, V_{REF} = 2.75V, $G_{DM}V_{DM}$ = -2.65V to 2.65V
		_	±0.1	_			$V_{DD} = 5.5V, V_{REF} = 0V,$ $G_{DM}V_{DM} = 0.2V \text{ to } 5.3V$
			±0.1			20	$V_{DD} = 5.5V, V_{REF} = 4.25V,$ $G_{DM}V_{DM} = -3V \text{ to } 1.15V$
			±0.1			50, 100	V_{DD} = 5.5V, V_{REF} = 4.25V, $G_{DM}V_{DM}$ = -4V to 1.15V

Note 1: The V_{IP} input is treated as the Common-mode input (e.g., for CMRR). V_{DM} = ($V_{IP} - V_{IM}$).

^{2:} Set by design and characterization. V_{OS} is screened in production (see Appendix B: "Offset Test Screens").

^{3:} See the discussion in Section 1.6.2, Input Offset Related Errors.

^{4:} See Section 1.6, Explanation of DC Error Specifications.

TABLE 1-2: DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = 2.0V to 5.5V, V_{SS} = GND, V_{IP} = 34V, V_{DM} = 0V, V_{REF} = $V_{DD}/4$, V_L = $V_{DD}/2$ and V_L = 10 kΩ to V_L ; see Figure 1-9 and Figure 1-10.

$V_{DM} = 0V$, $V_{REF} = V_{DD}/4$,							
Parameter	Sym.	Min.	Тур.	Max.	Units	Gain	Conditions
Differential Gain Drift	$\Delta g_E/\Delta T_A$	_	±5	_	ppm/°C	All	V_{DD} = 2.0V, V_{REF} = 0.5V, $G_{DM}V_{DM}$ = -0.4V to 1.4V
		_	±5	1			V_{DD} = 5.5V, V_{REF} = 2.75V, $G_{DM}V_{DM}$ = -2.65V to 2.65V
g _E Aging	Δg _E	_	±0.15	_	%		408 hr at +150°C, V_{DD} = 5.5V, V_{REF} = 2.75V, $G_{DM}V_{DM}$ = -2.65V to 2.65V, (change measured at +25°C)
Differential Nonlinearity (Note 4)	INL _{DM}	_	±50	_	ppm		V_{DD} = 2.0V, V_{REF} = 0.5V, $G_{DM}V_{DM}$ = -0.4V to 1.4V
			±100				$V_{DD} = 5.5V, V_{REF} = 2.75V,$ $G_{DM}V_{DM} = -2.65V \text{ to } 2.65V$
Output (V _{OUT})							
Minimum Output Voltage Swing	V _{OL}	_	3	_	mV	All	V_{DD} = 2.0V, V_{REF} = 0V V_{DM} = -0.5V/ G_{DM}
			5				V_{DD} = 5.5V, V_{REF} = 0V V_{DM} = -0.5V/ G_{DM}
			20	60			V_{DD} = 5.5V, V_{REF} = 0V V_{DM} = -0.5V/ G_{DM} , R_{L} = 1 k Ω
			3				V_{DD} = 5.5V, V_{REF} = 0V V_{DM} = -0.5V/ G_{DM} , V_{L} = 0V
Output (V _{OUT}) - Continu	ed						
Maximum Output Voltage Swing	V _{DD} – V _{OH}	_	6	_	mV	All	V_{DD} = 2.0V, V_{REF} = 0.75V V_{DM} = 1.75V/ G_{DM}
			10				V_{DD} = 5.5V, V_{REF} = 4.25V V_{DM} = 1.75V/ G_{DM}
			40	130			V_{DD} = 5.5V, V_{REF} = 4.25V V_{DM} = 1.75V/ G_{DM} , R_L = 1 k Ω
			5	1			V_{DD} = 5.5V, V_{REF} = 0V V_{DM} = 1.75V/ G_{DM} , V_{L} = V_{DD}
Output Short Circuit Current	I _{SCP}	_	+12				$V_{DD} = 2.0V, V_{REF} = 1V,$ $G_{DM}V_{DM} = 1.0V$
			+20				V_{DD} = 5.5V, V_{REF} = 1V, $G_{DM}V_{DM}$ = 1.0V
	I _{SCM}	_	-12	_			V_{DD} = 2.0V, V_{REF} = 1V, $G_{DM}V_{DM}$ = -1.0V
			-20				V_{DD} = 5.5V, V_{REF} = 1V, $G_{DM}V_{DM}$ = -1.0V

Note 1: The V_{IP} input is treated as the Common-mode input (e.g., for CMRR). $V_{DM} = (V_{IP} - V_{IM})$.

^{2:} Set by design and characterization. V_{OS} is screened in production (see Appendix B: "Offset Test Screens").

^{3:} See the discussion in Section 1.6.2, Input Offset Related Errors.

^{4:} See Section 1.6, Explanation of DC Error Specifications.

TABLE 1-2: DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = 2.0$ V to 5.5V, $V_{SS} = GND$, $V_{IP} = 34$ V, $V_{DM} = 0$ V, $V_{REF} = V_{DD}/4$, $V_L = V_{DD}/2$ and $R_L = 10$ kΩ to V_L ; see Figure 1-9 and Figure 1-10.

VDM OV, VREF VDD, I, VL VDD, Z and ILL TO KIZZ to VL, occ Figure 1 o and Figure 1 to.													
Parameter	Sym.	Min.	Тур.	Max.	Units	Gain	Conditions						
Power Supplies (V _{DD} , V _S	Power Supplies (V _{DD} , V _{SS} and V _{IP})												
Low Supply Voltage	V_{DD}	2.0		5.5	V	All							
High Supply Voltage	V_{IP}	(see	e V _{IP} spe	c)									
Quiescent Current at V _{SS}	I _{SS}	_	-660	_	μA		I _O = 0A						
Quiescent Current at V _{DD}	I _{DD}	300	490	725									
Quiescent Current at V _{IP}	I _{BP}	(see	e I _{BP} spe	c)									
POR Trip Voltages, Low-Side (V _{DD})	V_{PLL}	1.05	1.35	_	V	All	LV POR turns off $(V_{DD} \downarrow)$, $V_{L} = 0V$, $V_{IP} = 3V$, $V_{REF} = 0V$						
	V_{PLH}	_	1.45	1.7			LV POR turns on $(V_{DD} \uparrow)$, $V_{L} = 0V$, $V_{IP} = 3V$, $V_{REF} = 0V$						
POR Trip Voltages, High-Side (V _{IP})	V _{PHL}	1.7	1.95	_			HV POR turns off ($V_{IP} \downarrow$), R _L = open, V_{DD} = 5.5V (change in I_{SS})						
	V _{PHH}		2.05	2.6			HV POR turns on $(V_{IP} \uparrow)$, R _L = open, V_{DD} = 5.5V (change in I_{SS})						

- **Note 1:** The $V_{|P|}$ input is treated as the Common-mode input (e.g., for CMRR). $V_{DM} = (V_{|P|} V_{|M|})$.
 - 2: Set by design and characterization. V_{OS} is screened in production (see Appendix B: "Offset Test Screens").
 - 3: See the discussion in Section 1.6.2, Input Offset Related Errors.
 - 4: See Section 1.6, Explanation of DC Error Specifications.

TABLE 1-3: AC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: Unless otherwise indicated, $T_A = +25$ °C, $V_{DD} = 2.0$ V to 5.5V, $V_{SS} = GND$, $V_{IP} = 34$ V, V_{DM} = 0V, V_{REF} = $V_{DD}/4$, V_{L} = $V_{DD}/2$, R_{L} = 10 k Ω to V_{L} and C_{L} = 60 pF; see Figure 1-11. **Parameter** Sym. Min. Typ. Max. Units Gain **Conditions AC Response** Bandwidth BW 500 kHz 20, 50 $G_{DM}V_{DM} = 0.1V_{p-p}$ 390 100 Gain Peaking **GPK** 0 ΑII dB Step Response V_{DM} Slew Rate SR (Note 1) V/µs ΑII $G_{DM}V_{DM}$ Step = $V_{DD} - 0.5V$ $\overline{G_{DM}V_{DM}}$ Step = 0.1V, $t_{r_{in}}$ = 0.2 µs V_{DM} Step Overshoot % OS_{DM} 4 Overdrive Recovery, 3 μs 20 $V_{DD} = 5.5V, V_{REF} = 4V,$ t_{IRDL} $G_{DM}V_{DM} = -3.5V \text{ to } -1.25V \text{ Step},$ Input Differential Mode 90% of V_{OUT} change 50, 100 (Note 2) (see t_{ORL} Spec) $V_{DD} = 5.5V, V_{REF} = 0.5V,$ ΑII 3 t_{IRDH} $G_{DM}V_{DM} = +4.5V \text{ to } +2.25V \text{ Step},$ 90% of VOUT change

- Note 1: SR is limited by GBWP; the large signal step response is dominated by the small signal bandwidth.
 - 2: At these gains, we cannot distinguish between overdriving V_{DM} or V_{OUT}.
 - 3: See Figure 2-58 for the noise density over a wider frequency range.
 - 4: Not tested; for design guidance only.

TABLE 1-3: AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = 2.0V to 5.5V, V_{SS} = GND, V_{IP} = 34V, V_{DM} = 0V, V_{REF} = $V_{DD}/4$, V_L = $V_{DD}/2$, R_L = 10 k Ω to V_L and C_L = 60 pF; see Figure 1-11.

$V_{DM} = UV$, $V_{REF} = V_{DD}/4$, $V_{REF} = V_{DD}/4$							
Parameter	Sym.	Min.	Тур.	Max.	Units	Gain	Conditions
Overdrive Recovery, Output	t _{ORL}	_	1.5	_	μs	All	V_{DD} = 2.0V, V_{REF} = 0V, $G_{DM}V_{DM}$ = -0.5V to +1V Step, 90% of V_{OUT} change
			1.5				V_{DD} = 5.5V, V_{REF} = 0V, $G_{DM}V_{DM}$ = -0.5V to +2.75V Step, 90% of V_{OUT} change
	t _{ORH}	_	1.5				V_{DD} = 2.0V, V_{REF} = 0.75V, $G_{DM}V_{DM}$ = +1.75V to +0.25V Step, 90% of V_{OUT} change
			1.5				V_{DD} = 5.5V, V_{REF} = 4.25V, $G_{DM}V_{DM}$ = +1.75V to -1.25V Step, 90% of V_{OUT} change
Noise	,	•					
Input Noise Voltage	E _{ni}	_	0.48	_	μV_{p-p}	20	f = 0.01 Hz to 1 Hz
			0.30			50	
			0.29			100	
		_	1.54	_		20	f = 0.1 Hz to 10 Hz
			0.95			50	
			0.92			100	
Input Noise Voltage	e _{ni}	_	74	_	nV/√Hz	20	f < 500 Hz
Density (Note 3)			46			50	
			44			100	f < 1 kHz
Input Current Noise Density – At V _{IP}	İ _{nip}	_	10	_	pA/√Hz	All	f = 1 kHz
Input Current Noise	İ _{nim}	_	8		fA/√Hz		f = 1 kHz, V _{DM} = 0V
Density – At V _{IM}			33				f = 1 kHz, V _{DM} = 0.15V
EMI Protection	T			ı	•	T	
EMI Rejection Ratio	EMIRR	_	96	_	dB	All	$V_{IN} = 0.1V_{PK}$, f = 400 MHz
			91				$V_{IN} = 0.1 V_{PK}, f = 900 \text{ MHz}$
			114				$V_{IN} = 0.1V_{PK}$, f = 1800 MHz
			118				$V_{IN} = 0.1V_{PK}$, f = 2400 MHz
			121				$V_{IN} = 0.1V_{PK}$, f = 6000 MHz
Power Up/Down	T	•	•	T	•	T	
Power On Time (V _{DD} ↑), V _{OUT} Settles	t _{PON}	_	65	_	μs	All	$V_{\rm DD}$ = 0V to 2.0V, $V_{\rm L}$ = 0V, 90% of $V_{\rm OUT}$ change
			140				V_{DD} = 0V to 5.5V, V_{L} = 0V, 90% of V_{OUT} change
Power Off Time (V _{DD} ↓), V _{OUT} Settles	t _{POFF}	_	8	_			V_{DD} = 2.0V to 0V, V_{L} = 0V, 90% of V_{OUT} change
			5.5				V_{DD} = 5.5V to 0V, V_{L} = 0V, 90% of V_{OUT} change
V _{IP} Edge Rate	ΔV _{IP} /Δt	-25	_	+25	V/µs	All	ESD structure not triggered (Note 4)
V _{IP} Bypass Capacitor	C _{VIP}	_	10	_	nF	All	Connects to V _{IP} and GND

Note 1: SR is limited by GBWP; the large signal step response is dominated by the small signal bandwidth.

- 2: At these gains, we cannot distinguish between overdriving V_{DM} or V_{OUT}.
- 3: See Figure 2-58 for the noise density over a wider frequency range.
- 4: Not tested; for design guidance only.

TABLE 1-4: T	TEMPERATURE	SPECIFICATIONS
--------------	--------------------	-----------------------

Electrical Characteristics : Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 2.0V$ to 5.5V, $V_{SS} = GND$ and $V_{IP} = 34V$.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Specified Temperature Range	T _A	-40	_	+125	°C	E-Temp parts (Note 2)			
				+150		H-Temp parts (Note 3)			
Operating Temperature Range		-40	_	+150		Note 1			
Storage Temperature Range		-60	_	+150		No power			
Thermal Resistance, 6L-SOT-23	$\theta_{\sf JA}$		191	_	°C/W				

- **Note 1:** Operation must not cause T_J to exceed the Absolute Maximum Junction Temperature specification (155°C), which is not intended for continuous use. See **Section 4.1.5, Temperature Performance** for design tips.
 - 2: Automotive Grade 1 parts use the 6L-SOT-23 package. They can operate continuously at T_A = +125°C, as long as the junction temperature stays below 150°C.
 - 3: Automotive Grade 0 parts use the 8L-3×3 VDFN package. They can operate at T_A = +150°C for a limited time, as long as the junction temperature stays below 155°C.

1.4 Simplified Diagrams

1.4.1 VOLTAGE RANGE DIAGRAMS

These ranges are constant across temperature.




FIGURE 1-1: Common-Mode Input Voltage Range vs. Temperature.




FIGURE 1-2: Differential Input Voltage Range vs. Temperature.




FIGURE 1-3: Reference Voltage Range vs. Temperature.

1.4.2 TIMING DIAGRAMS




FIGURE 1-4: Common-Mode Input Overdrive Recovery Timing Diagram.




FIGURE 1-5: Differential-Mode Input Overdrive Recovery Timing Diagram.




FIGURE 1-6: Output Overdrive Recovery Timing Diagram.




FIGURE 1-7: V_{OUT} Power On/Off Timing Diagram, Low-Side.




FIGURE 1-8: V_{OUT} Power On/Off Timing Diagram, High-Side.

1.5 Simplified Test Circuits

1.5.1 V_{OS} TEST CIRCUIT

Figure 1-9 tests the MCP6C02's input offset errors (V_{OS} , 1/CMRR, 1/CMRR2 and 1/PSRR, etc.). R_{WIP} is set very low, so I_{BP} does not affect the result. V_{OUT} is filtered and amplified, before measuring the result.




FIGURE 1-9: Input Offset Test Circuit for the MCP6C02.

When MCP6C02 is in its normal range of operation, the DC output voltages are (V_E is the sum of input offset errors and g_E is the gain error):

EQUATION 1-1:

$$\begin{split} G_{DM} &= \text{DM Gain} \\ V_{OUT} &= G_{DM} (1+g_E) V_E + V_{REF} \\ V_{MEAS} &= G_{PA} V_{OUT} \end{split}$$

The resistances at the Device Under Test (DUT) need to be small enough for accuracy (see Figure 1-10). These resistances include wires, traces, vias, etc.

EQUATION 1-2:

$$R_{WIP} \le 4 m\Omega$$

 $R_{WIM} \le 0.1\Omega$
 $R_{WR} \le 1\Omega$

1.5.2 DC DIFFERENTIAL GAIN TEST CIRCUIT

Figure 1-10 is used for testing the differential gain error, nonlinearity and input voltage range (g_E , INL $_{DM}$, V_{DML} and V_{DMH}). We compare V_{MEAS} with the ideal V_{OUT} , then extract the above parameters.




FIGURE 1-10: Differential Gain Test Circuit.

When measuring the differential input range, all of the voltages must be in range except V_{DM} .

When measuring differential errors (g_E, Δ g_E/ Δ T_A and INL_{DM}), all voltages are held constant, except V_{DM}.

For accuracy, the wiring resistances at the DUT need to be very small (see Equation 1-2).

1.5.3 AC GAINS TEST CIRCUIT

Figure 1-11 is used for testing the INA's different AC gains. The AC voltages are:

- v_{out} is the AC output
- v_{ip} is the AC Common-mode input, used for CMRR plots
- v_{dm} is the AC differential input, used for G_{DM} plots (also for CMRR and PSRR)
- v_{dd} and v_{ss} are the AC supply inputs, used for PSRR plots (including PSRR+ and PSRR-)




FIGURE 1-11: AC Gain Test Circuit.

The impedance at V_{REF} (shown here as R_{WR}) needs to have a magnitude less than 1Ω , for gain accuracy in the signal bandwidth. The magnitude needs to be < 50Ω , when f < 1 MHz, to maintain good stability.

1.6 Explanation of DC Error Specifications

1.6.1 LINEAR RESPONSE MODEL

When the inputs and the output are in their normal ranges, and the nonlinear errors are negligible, the output voltage (V_{OLT}) is:

EQUATION 1-3:

$$V_{OUT} = V_{REF} + G_{DM}(I + g_E)(V_{DM} + V_E)$$

 V_{DM} is the input voltage. V_E is the sum of input offset errors (due to V_{OS} , PSRR, CMRR, CMRR2, TC₁, TC₂, etc.). g_E is the gain error (G_{DM} is the nominal gain).

1.6.2 INPUT OFFSET RELATED ERRORS

When V_{DM} = 0V, the linear response model for V_{OUT} becomes:

EQUATION 1-4:

$$V_{OUT} = V_{REF} + G_{DM}(1 + g_E)V_E$$

The input offset error (V_E) is extracted from input offset measurements (see Section 1.5.1 "VOS Test Circuit"):

EQUATION 1-5:

$$V_E \,=\, \frac{V_{OUT} - V_{REF}}{G_{DM}(1+g_E)}$$

We usually assume g_E = 0, in Equation 1-5, when extracting V_E . The result is accurate enough, since g_E is so low.

 V_E has several terms, which assume a linear response to changes in $V_{DD},\,V_{SS},\,V_{IP}$ and V_{REF}

 V_{OS} 's dependence on temperature (T_A) is quadratic plus exponential (V_{OS} , TC_1 , TC_2 and TC_X). The aging specs (ΔV_{OS} and ΔTC_1) are not included, for simplicity.

The exponential factor in Equation 1-6 decreases at colder temperatures (T_A) . This table gives an indication of this relationship.

TABLE 1-5: EXPONENTIAL TERM

T _A (°C)	2((T _A - 150°C)/(10°C))
≤ 65	≤ 0.003
+85	0.011
+105	0.044
+125	0.177
+150	1.000

EQUATION 1-6:

$$V_E = V_{OS} + \frac{\Delta V_{DD} - \Delta V_{SS}}{PSRR} + \frac{\Delta V_{IP}}{CMRR} + \frac{\Delta V_{REF}}{CMRR2} + \Delta T_A TC_I + \Delta T_A^2 TC_2 + TC_X 2 \frac{((T_A - 150 \, ^{\circ}\text{C})/(10 \, ^{\circ}\text{C}))}{(T_A - 150 \, ^{\circ}\text{C})/(10 \, ^{\circ}\text{C})}$$

Where:

PSRR, CMRR and CMRR2 are in units of V/V ΔT_A is in units of °C

 $V_{DM} = 0$

1.6.3 INPUT OFFSET'S COMMON-MODE VOLTAGE NONLINEARITY

The input offset error (V_E) changes nonlinearly with V_{IP} . Figure 1-12 shows the MCP6C02's V_E vs. V_{IP} , as well as a linear fit line (V_{E_LIN}), that goes through the center point (V_C , V_2) and has the same slope as the end points.




FIGURE 1-12: Input Offset Error vs. Common-Mode Input Voltage.

The part is in standard conditions ($\Delta V_{OUT} = 0$, $V_{DM} = 0$, etc.). V_{IP} sweeps from V_{IPL} to V_{IPH} . The test circuit is in **Section 1.5.1, VOS Test Circuit**. Calculate V_E at each point with Equation 1-5.

Based on the measured V_{E} data, we obtain the following linear fit:

EQUATION 1-7:

$$\begin{aligned} V_{E_LIN} &= V_2 + (V_{IP} - V_C) / CMRR \\ \text{Where:} \\ V_C &= (V_{IPL} + V_{IPH}) / 2 \\ 1 / CMRR &= (V_3 - V_I) / (V_{IPH} - V_{IPL}) \end{aligned}$$

The remaining error (ΔV_E) is described by the Common-mode Nonlinearity spec:

EQUATION 1-8:

$$\begin{split} INL_{CMH} &= \max(\Delta V_E) / (V_{IPH} - V_{IPL}) \\ INL_{CML} &= \min(\Delta V_E) / (V_{IPH} - V_{IPL}) \\ INL_{CM} &= INL_{CMH}, \quad |INL_{CMH}| \geq |INL_{CML}| \\ &= INL_{CML}, \quad \text{otherwise} \\ \\ \text{Where:} \\ \Delta V_E &= V_E - V_{E_LIN} \end{split}$$

1.6.4 DIFFERENTIAL GAIN ERROR AND NONLINEARITY

The differential errors are extracted from differential gain measurements (see Section 1.5.2, DC Differential Gain Test Circuit), based on Equation 1-3. These errors are then split into the differential gain error (g_E) and the input nonlinearity error INL $_{DM}$.

The error V_{ED} is calculated by subtracting the ideal output from V_{OUT} , then dividing by the ideal gain G_{DM} .

EQUATION 1-9:

$$V_{ED} = (V_{OUT} - (V_{REF} + G_{DM} \cdot V_{DM}))/G_{DM}$$

Figure 1-13 shows V_{ED} vs. V_{DM} , as well as a linear fit line (V_{ED_LIN}) based on V_{DM} and g_E . The amplifier is in one of the standard condition sets. The linear fit line (V_{ED_LIN}) goes through the center point (V_C , V_2) and has the same slope as the end points.




FIGURE 1-13: Differential Input Error vs. Differential Input Voltage.

Based on the measured $V_{\mbox{\scriptsize ED}}$ data, we obtain the following linear fit:

EQUATION 1-10:

$$\begin{aligned} V_{ED_LIN} &= V_2 + (V_{DM} - V_C) g_E \\ \text{Where:} \\ V_C &= (V_{DI} + V_{D2})/2 \\ g_E &= (V_3 - V_I)/(V_{D2} - V_{DI}) \end{aligned}$$

The remaining error (ΔV_{ED}) is described by the Differential Nonlinearity spec:

EQUATION 1-11:

$$\begin{split} INL_{DMH} &= \max(\Delta V_{ED})/(V_{D2} - V_{D1}) \\ INL_{DML} &= \min(\Delta V_{ED})/(V_{D2} - V_{D1}) \\ INL_{DM} &= INL_{DMH}, \quad |INL_{DMH}| \geq |INL_{DML}| \\ &= INL_{DML}, \quad \text{otherwise} \\ \\ \text{Where:} \\ \Delta V_{ED} &= V_{ED} - V_{ED_LIN} \end{split}$$

The aging spec Δg_E is not included here, for simplicity. V_{DM} sweeps are not always centered on V_{DM} = 0V; the INL_{DM} spec will interact with the V_{OS} spec.

١	И	C	Р	6	C	0	2
		•		•	•	•	

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = 2.0V to 5.5V, V_{SS} = GND, V_{IP} = 34V, V_{DM} = 0V, V_{REF} = $V_{DD}/4$, V_L = $V_{DD}/2$, V_L = 10 k Ω to V_L and V_L = 60 pF; see Figure 1-9, Figure 1-10 and Figure 1-11.

2.1 DC Precision




FIGURE 2-1: Input Offset Voltage, G_{DM} = 20.




FIGURE 2-2: Input Offset Voltage, $G_{DM} = 50$.




FIGURE 2-3: Input Offset Voltage, $G_{DM} = 100$.




FIGURE 2-4: Linear Input Offset Voltage Drift, $G_{DM} = 20$.




FIGURE 2-5: Linear Input Offset Voltage Drift, $G_{DM} = 50$.




FIGURE 2-6: Linear Input Offset Voltage Drift, $G_{DM} = 100$.




FIGURE 2-7: Quadratic Input Offset Voltage Drift, $G_{DM} = 20$.




FIGURE 2-8: Quadratic Input Offset Voltage Drift, $G_{DM} = 50$.




FIGURE 2-9: Quadratic Input Offset Voltage Drift, $G_{DM} = 100$.




FIGURE 2-10: Exponential Input Offset Voltage Drift, $G_{DM} = 20$.




FIGURE 2-11: Exponential Input Offset Voltage Drift, $G_{DM} = 50$.




FIGURE 2-12: Exponential Input Offset Voltage Drift, $G_{DM} = 100$.




FIGURE 2-13: Input Offset Voltage vs. Power Supply Voltage, with $G_{DM} = 20$.




FIGURE 2-14: Input Offset Voltage vs. Power Supply Voltage, with $G_{DM} = 50$.




FIGURE 2-15: Input Offset Voltage vs. Power Supply Voltage, with $G_{DM} = 100$.




FIGURE 2-16: Input Offset Voltage vs. Common-Mode Input Voltage, with $G_{DM} = 20$.




FIGURE 2-17: Input Offset Voltage vs. Common-Mode Input Voltage, with $G_{DM} = 50$.




FIGURE 2-18: Input Offset Voltage vs. Common-Mode Input Voltage, with $G_{DM} = 100$.




FIGURE 2-19: Input Offset Voltage vs. Reference Voltage, with $G_{DM} = 20$.




FIGURE 2-20: Input Offset Voltage vs. Reference Voltage, with $G_{DM} = 50$.




FIGURE 2-21: Input Offset Voltage vs. Reference Voltage, with $G_{DM} = 100$.




FIGURE 2-22: 1/CMRR, with $G_{DM} = 20$.




FIGURE 2-23: 1/CMRR, with $G_{DM} = 50$.




FIGURE 2-24: 1/CMRR, with $G_{DM} = 100$.




FIGURE 2-25: 1/PSRR, with $G_{DM} = 20$.




FIGURE 2-26: 1/PSRR, with $G_{DM} = 50$.




FIGURE 2-27: 1/PSRR, with $G_{DM} = 100$.




FIGURE 2-28: CMRR vs. Ambient Temperature.




FIGURE 2-29: PSRR vs. Ambient Temperature.




FIGURE 2-30: Input Offset Voltage - Final Test Results.




FIGURE 2-31: PSRR - Final Test Results.




FIGURE 2-32: CMRR - Final Test Results.




FIGURE 2-33: Gain Error.




FIGURE 2-34: Gain Error Temperature Drift.




FIGURE 2-35: Differential Gain Nonlinearity.

2.2 Other DC Voltages and Currents




FIGURE 2-36: V_{IP} Pin Input Bias Current vs. Input Common-Mode Voltage.




FIGURE 2-37: V_{IM} Pin Input Bias Current vs. Input Common-Mode Voltage, $V_{DM} = V_{DML}$.




FIGURE 2-38: V_{IM} Pin Input Bias Current vs. Input Common-Mode Voltage, $V_{DM} = V_{DMH}$.




FIGURE 2-39: V_{IP} Pin Input Bias Current vs. Ambient Temperature.




FIGURE 2-40: V_{IM} Pin Input Bias Current vs. Ambient Temperature.




FIGURE 2-41: V_{IM} Pin Input Bias Current vs. Differential Input Voltage.




FIGURE 2-42: Input Bias Current vs. Input Common-Mode Voltage (below V_{SS}).




FIGURE 2-43: Common-Mode Input Range vs. Ambient Temperature.




FIGURE 2-44: Reference Voltage Range vs. Ambient Temperature.




FIGURE 2-45: Output Voltage Range vs. Output Current.




FIGURE 2-46: Output Voltage Range vs. Ambient Temperature.




FIGURE 2-47: Supply Current vs. Power Supply Voltage.




FIGURE 2-48: Output Short Circuit Current vs. Power Supply Voltage for E-Temp Parts.




FIGURE 2-49: Output Short Circuit Current vs. Power Supply Voltage for H-Temp Parts.

1 1.5 2 2.5 3 3.5 4 4.5 Power Supply Voltage; V_{DD} (V)




FIGURE 2-50: LV POR (for V_{DD}) Trip Points vs. Ambient Temperature.




FIGURE 2-51: HV POR (for V_{IP}) Trip Points vs. Ambient Temperature.

2.3 Frequency Response




FIGURE 2-52: Capacitive Load.

Gain vs. Frequency, with




FIGURE 2-53: CMRR vs. Frequency.




FIGURE 2-54:

PSRR vs. Frequency.




FIGURE 2-55: Closed-Loop Output Impedance Magnitude vs. Frequency.




FIGURE 2-56: EMI Rejection Ratio vs. Frequency.




FIGURE 2-57: Signal Strength.

EMI Rejection Ratio vs.

2.4 **Noise and Intermodulation Distortion**





FIGURE 2-58: Input Noise Voltage Density vs. Frequency.



Time, $G_{DM} = 20$.




FIGURE 2-59: Input Noise Voltage vs. Frequency.




FIGURE 2-62: Input Noise Voltage vs. Time, $G_{DM} = 50$.




FIGURE 2-60: Intermodulation Distortion vs. Frequency, with V_{DD} Disturbance.




FIGURE 2-63: Input Noise Voltage vs. Time, $G_{DM} = 100$.

2.5 Time Response




FIGURE 2-64: Input Offset Voltage vs. Time, with Temperature Change.




FIGURE 2-65: Input Offset Voltage vs. Time, at Power-Up.




FIGURE 2-66: The MCP6C02 Shows No Phase Reversal vs. Differential Input Overdrive.




FIGURE 2-67: The MCP6C02 Shows No Phase Reversal vs. Input Common-Mode Overdrive.




FIGURE 2-68: Small Signal Step Response to Differential Input Voltage.




FIGURE 2-69: Small Signal Step Response to Common-Mode Input Voltage.




FIGURE 2-70: Small Signal Step Response to Differential Input Voltage, with Capacitive Load (C_1) .




FIGURE 2-71: Small Signal Step Response Overshoot, with Capacitive Load (C_1) .




FIGURE 2-72: Small Signal Step Response Rise Time, with Capacitive Load (C_1) .




FIGURE 2-73: Small Signal Step Response Settling Time, with Capacitive Load (C_1) .

M	C	Р6	C	02
---	---	----	---	----

NOTES:

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP6C02		Sym.	Description		
SOT-23	3×3 VDFN	Sylli.	Description		
1	5	V _{OUT}	Output voltage		
2	2	V_{SS}	Negative power supply		
3	1	V_{IP}	Noninverting input (at load's R _{SH}) and positive (high-side) power supply		
4	8	V _{IM}	Inverting input (at load's R _{SH})		
5	7	V_{REF}	Output reference		
6	6	V_{DD}	Positive (low-side) power supply		
_	3,4	NC	No connection		
_	9	EP	Exposed thermal pad; must be connected to V _{SS}		

Note 1: The SOT package is for E-temp and the VDFN package is for H-temp.

3.1 Noninverting Analog Signal Input (V_{IP})

The noninverting input (V_{IP}) is a high-impedance CMOS input. It is designed to operate over a wide voltage range, with a voltage source to drive it. In this data sheet, it is treated as the Common-mode input voltage.

 V_{IP} is the high voltage power supply pin, and is normally between V_{SS} + 3V and V_{SS} + 65V. It supplies the current needed to operate the high voltage circuitry. V_{IP} needs a good bypass capacitor (e.g., 10 nF). V_{IP} – V_{SS} triggers the HV POR.

The edge rate applied to V_{IP} ($\Delta V_{IP}/\Delta t$) needs to be limited, so the ESD diodes do not clamp.

 V_{IP} is treated as the common mode voltage in this data sheet, due to the inputs' architecture. Since V_{DM} is relatively small, this simplification is accurate; it also simplifies the specifications and applications information.

3.2 Inverting Analog Signal Input (V_{IM})

The inverting input (V_{IM}) is a high-impedance CMOS input, with low input bias current. V_{IM} is designed to operate near the V_{IP} voltage. The difference voltage V_{DM} (or $V_{IP} - V_{IM}$) is the input signal for this amplifier.

3.3 Analog Output Reference Voltage (V_{REF})

The analog output reference voltage is a high-impedance CMOS input. V_{REF} is set to a DC voltage, which shifts V_{OUT} . Its dynamic response helps reject power surges and glitches at the V_{IP} , V_{DD} and V_{SS} pins.

3.4 Analog Output (VOUT)

The analog output pin (V_{OUT}) is a low-impedance voltage source.

3.5 Low-Side Power Supplies (V_{DD}, V_{SS})

 $\rm V_{DD}$ is normally between $\rm V_{SS}$ + 2.0V and $\rm V_{SS}$ + 5.5V, while the $\rm V_{REF}$ and $\rm V_{OUT}$ pins are usually between $\rm V_{SS}$ and $\rm V_{DD}$. $\rm V_{DD}$ – $\rm V_{SS}$ triggers the LV POR.

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need good bypass capacitors.

In split supply configurations, including dual supplies, ground is between V_{SS} and V_{DD} . Both supply pins will need good bypass capacitors.

In a single (negative) supply configuration, V_{DD} connects to ground and V_{SS} connects to the supply. V_{SS} will need good bypass capacitors.

3.6 Exposed Pad (EP)

The Exposed Thermal Pad (EP) connects internally to the V_{SS} pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

This pad can be connected to a PCB ground plane to provide a larger heat sink. This improves the package thermal resistance (θ_{JA}).

M	C	P	6	C	0	2

NOTES:

4.0 DEVICE OPERATION

This chapter includes additional information on basic operations and major functions.

4.1 Basic Performance

4.1.1 IDEAL PERFORMANCE

Figure 4-1 shows the basic circuit; inputs, supplies and output. When the inputs (V_{IP} , V_{IM} , V_{DD} , V_{SS} and V_{REF}) and output (V_{OUT}) are in their specified ranges, and the part is nearly ideal, the output voltage is:

EQUATION 4-1:

 $V_{OUT} \approx V_{REF} + G_{DM}V_{DM}$

Where:

G_{DM} = Differential-Mode Gain V_{REF} = Output Reference Voltage

 V_{DM} = Differential-Mode Input $(V_{IP} - V_{IM})$




FIGURE 4-1: Basic Circuit.

For normal operation, keep:

- V_{IP} between V_{IPL} and V_{IPH}
- V_{DM} between V_{DML} and V_{DMH}
- V_{REF} between V_{RL} and V_{RH}
- V_{OUT} between 0.1V to V_{DD} 0.1V, usually
 - V_{OL} and V_{OH} are hard limits

4.1.2 ANALOG ARCHITECTURE

Figure 4-2 shows the block diagram for these high-side current sense amplifiers, without any details on offset correction.




FIGURE 4-2: MCP6C02 Block Diagram.

The input (differential) signal is applied to G_{M1} . Due to its architecture, the MCP6C02's signal inputs are best described by V_{IP} and V_{DM} . The inverting input is then:

EQUATION 4-2:

$$V_{IM} = V_{IP} - V_{DM}$$

The negative feedback loop includes G_{M2} , R_{M3} , R_F and R_G . These blocks set the DC open-loop gain (A_{OL}) and the nominal differential gain (G_{DM}) :

EQUATION 4-3:

$$A_{OL} = G_{M2}R_{M3}$$

$$G_{DM} = 1 + R_F/R_G$$

 A_{OL} is very high, so the current into R_{M3} ($I_1 + I_2$) is nearly zero. This makes the differential inputs to G_{M1} and G_{M2} equal in magnitude and opposite in polarity. Ideally, this gives:

EQUATION 4-4:

$$\begin{aligned} V_{FG} - V_{REF} &= V_{DM} \\ V_{OUT} &= V_{REF} + G_{DM} V_{DM} \end{aligned}$$

For an ideal part, within the operating ranges, changing V_{IP} , V_{SS} or V_{DD} produces no change in V_{OUT} . V_{REF} shifts V_{OUT} as needed in the design.

The different G_{DM} options change G_{M1} , G_{M2} , R_F , R_G and the internal compensation capacitor. This results in the performance trade-offs highlighted in Table 1.

4.1.3 DC PERFORMANCE

4.1.3.1 DC Voltage Errors

Section 1.6, Explanation of DC Error Specifications covers some DC specifications. The input offset error (with temperature coefficients), gain error and nonlinearities are discussed in detail.

Plots in Section 2.1, DC Precision and Section 2.2, Other DC Voltages and Currents give useful information.

In this data sheet, CMRR is based on changes in V_{IP} (i.e., CMRR = $\Delta V_{IP}/\Delta V_{OS}$); this is accurate, since V_{DM} is relatively small. This CMRR describes the rejection of errors at the high voltage supply, without any contribution from V_{DM} .

4.1.3.2 DC Current Errors

Figure 4-3 shows the resistors and currents that change the DC bias point. The input bias currents (I_{BP} , I_{BM} and I_{BR}), together with a circuit's external input resistances, give an DC error (see Equation 1-2).




FIGURE 4-3: DC Bias Resistors and Currents.

 R_{SH} is set by the design requirements, given the load current (I_L). For most applications, R_{SH} would be between 100 $\mu\Omega$ and 1 Ω .

The DC input offset error due to the input currents is:

$$V_{OS_IR} = V_{DM} - I_L R_{SH}$$
$$= I_{BM} (R_{SH} + R_{WIM}) - I_{BP} R_{WIP}$$

Since these currents do not correlate, minimize the magnitude of each resistance. $I_{BP}R_{IP}$ will dominate in many designs.

 R_{WR} modifies the gain error and the DC output offset error (V_{OUT} changes I_{BR}):

EQUATION 4-5:

$$\begin{split} \Delta V_{REF} &= -I_{BR} R_{WR} \\ \Delta g_E &\approx (-R_{WR} G_{DM}) / (R_F + R_G) \\ V_{OUT} &\approx (V_{REF} + \Delta V_{REF}) + G_{DM} V_{DM} (1 + g_E + \Delta g_E) \end{split}$$

4.1.4 AC PERFORMANCE

The bandwidth of these parts (f_{BW}) is set internally to either 500 kHz (G_{DM} = 20 or 50) or 390 kHz (G_{DM} = 100).

The large signal bandwidth is close to the small signal bandwidth; slew rate (SR) has little effect on V_{OUT} (a benefit of our current-mode architecture).

The bandwidth at the maximum output swing is called the Full Power Bandwidth (f_{FPBW}). It is limited by the Slew Rate (SR) for many amplifiers, but is close to f_{BW} for these parts. This is a benefit of the current-mode architecture these parts have.

These parts are compensated to have a stable response. For instance, step response overshoot is low

In this data sheet, the AC CMRR is measured at V_{IP} ; this is accurate, since V_{DM} is relatively small.

4.1.5 TEMPERATURE PERFORMANCE

The input offset voltage's temperature drift is detailed in Equation 1-6. Other temperature responses are shown in Section 1.3, Specifications and Section 2.0 "Typical Performance Curves".

Since there are three power supply pins (V_{IP} , V_{DD} and V_{SS}), and V_{IP} reaches 65V, power and temperature rise calculations are important.

The power dissipated is calculated as follows (I_{OUT} is positive when it flows out of the V_{OUT} pin):

EQUATION 4-6:

$$P_{TOT} = P_{DD} + P_{BP} + P_{OUT}$$
 Where:
$$I_{OUT} = (V_{OUT} - V_L)/R_L$$

$$P_{DD} = (V_{DD} - V_{SS}) I_{DD}$$

$$P_{BP} = (V_{IP} - V_{SS}) I_{BP}$$

$$P_{OUT} = (V_{DD} - V_{OUT}) I_{OUT}, I_{OUT} \ge 0A$$

$$= (V_{SS} - V_{OUT}) I_{OUT}, I_{OUT} < 0A$$

Now we can estimate the junction temperature of the device (see Table 1-4):

EQUATION 4-7:

$$T_{J} = T_{A} + P_{TOT}\theta_{JA}$$

4.1.6 NOISE PERFORMANCE

This part is designed to have low input noise voltage density at lower frequencies. The offset correction (Section 4.2.2, Chopping Action) modulates high frequency white noise down to DC; it also modulates low frequency 1/f noise to higher frequencies.

The measured input noise voltage density is shown in Figure 2-58. That figure also shows Integrated Input Noise Voltage (E_{ni} , in units of V_{RMS}) between 0 Hz and f (between 0.1 Hz and 100 kHz).

The Input Noise Voltage Density (e_{ni}) changes with V_{DM} . However, that relationship is a weak one.

4.2 Overview of Zero-Drift Operation

Figure 4-4 shows a diagram of the MCP6C02; It explains how slow voltage errors at the input are reduced in this architecture (much better V_{OS}, TC₁ TC₂, CMRR, CMRR2, PSRR and 1/f noise).




FIGURE 4-4: MCP6C02 Block Diagram.

4.2.1 BUILDING BLOCKS

The Main Amplifiers (G_{M1} and G_{M2}) are designed for high gain and bandwidth, with a differential topology. The main input pairs (+ and - pins at the top left) are for the higher frequency portion of the input signal. The auxiliary input pairs (+ and - pins at the bottom left) are for the low frequency and high precision portion of the input signal and correct the input offset voltage. Both inputs are added together internally.

The Auxiliary Amplifiers (G_{A1} and G_{A2}), the Chopper Input Switches and the Chopper Output Switches provide a high DC gain to the input signal. DC errors are modulated to higher frequencies and white noise to low frequencies.

The Low-Pass Filter reduces high-frequency content, including harmonics of the Chopping Clock.

The Output Buffer (R_{M4}) converts current to voltage, drives the external load at V_{OUT} and creates a negative feedback loop through R_F and R_G . R_F and R_G help set the differential gain.

The Oscillator runs at f_{CLK} = 50 kHz for the gains of 20 and 50, and at f_{CLK} = 100 kHz for the gain of 100. f_{CLK} is divided by 2, to produce the Chopping Clock rate (25 kHz and 50 kHz, respectively).

The internal LV POR (for $V_{DD}-V_{SS}$) starts the part in a known good state, protecting against power supply brown-outs. The internal HV POR (for $V_{IP}-V_{SS}$) ensures protection of the low voltage circuitry, as well as proper functioning.

4.2.2 CHOPPING ACTION

Figure 4-5 shows the amplifier connections for the first phase of the Chopping Clock and Figure 4-6 shows them for the second phase. The slow voltage errors alternate in polarity, making the average error small.




FIGURE 4-5: First Chopping Clock Phase; Simplified Diagram.




FIGURE 4-6: Second Chopping Clock Phase; Simplified Diagram.

4.2.3 FINAL TEST VS. BENCH

Due to limitations in the final test environment (e.g., equipment accuracies, thermocouple effects crosstalk and test time), final test measurements are not as accurate as bench measurements. For this reason, the input offset voltage related specifications (V_{OS} , TC_1 , TC_2 , ..., CMRR and PSRR) are significantly wider than the histograms from bench measurements.

The bench results will give good guidance on how to design your circuit. The specified limits (for final test) give min/max limits used to screen outliers in production.

4.2.4 INTERMODULATION DISTORTION (IMD)

These amplifiers will show intermodulation distortion (IMD) products when an AC signal is present.

The signal and clock can be decomposed into sine wave tones (Fourier series components). These tones interact with the zero-drift circuitry's nonlinear response to produce IMD tones at sum and difference frequencies. Each of the square wave clock's harmonics has a series of IMD tones centered on it.

4.3 Protection

The MCP6C02 helps the designer provide enough protection against undesired conditions and signals in their environment.

4.3.1 INTERNAL PROTECTION DEVICES

All of the ESD structures clamp their inputs when they try to go too far below V_{SS} . Their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage events. Very fast ESD events (that meet the specification) are limited so that damage does not occur.

The supply inputs $(V_{IP} - V_{SS})$ and $V_{DD} - V_{SS})$ are also connected to PORs, so that internal power up sequencing is well controlled.

The V_{IP} and V_{IM} input pins have an ESD structure designed to limit $V_{IP} - V_{SS}$ and V_{DM} . The double parallel diode structure that limits ESD damage through V_{DM} also limits V_{DM} in other conditions.




FIGURE 4-7: Input Protection for V_{DM} (i.e., for V_{IM}) and $V_{IP} - V_{SS}$.

The V_{REF} , V_{OUT} and V_{DD} pins have ESD structures that limit their voltages above V_{SS} (i.e., limit $V_{REF} - V_{SS}$, $V_{OUT} - V_{SS}$ and $V_{DD} - V_{SS}$).




FIGURE 4-8: Input Protection for V_{REF} , V_{OUT} and V_{DD} .

4.3.2 PHASE REVERSAL

This part is designed to not exhibit phase inversion when the input signals (V_{IP} , V_{DM} and V_{REF}) exceed their specified ranges (but not their absolute ranges).

5.0 APPLICATIONS

This chapter includes design recommendations and typical application circuits.

The Common-mode rejection (see Figure 2-16, Figure 2-17, Figure 2-18 and Figure 2-53) supports applications in noisy environments. Our Current-mode architecture gives high CMRR at higher frequencies than was traditional (e.g., 80 dB near 80 kHz, instead of near 60 Hz).

The power supply rejection (see Figure 2-54) also has excellent rejection at higher frequencies than traditional.

5.1 Recommended Design Practices

Some simple design practices help take advantage of the MCP6C02's performance in high side current sensing applications.

5.1.1 INPUT VOLTAGE LIMITS

To prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the V_{IP} and V_{IM} input pins, as well as the differential input voltage V_{DM} (see **Section 1.1**, **Absolute Maximum Ratings †**). These requirements are independent of the current limits discussed below.

The ESD protection on the V_{IP} and V_{DM} inputs was discussed in **Section 4.3.1**, **Internal Protection Devices**. This structure was chosen to protect the input transistors against many (but not all) overvoltage conditions, and to minimize input bias currents (I_{BP} and I_{BM}).

To protect the inputs, always drive V_{IP} with a low impedance source and use a shunt resistor (R_{SH}) with low resistance (designed to not fail open). Placing zener diode(s) or a transorb across R_{SH} will also help protect the inputs.

5.1.2 INPUT CURRENT LIMITS

To prevent damage to (or improper operation of) these amplifiers, the circuit must limit the currents into the V_{IP} and V_{IM} input pins (see **Section 1.1, Absolute Maximum Ratings**†). This requirement is independent of the voltage limits discussed above.

One way to ensure the input currents are limited is to always drive V_{IP} with a low impedance source, and to use a shunt resistor (R_{SH}) with low resistance (designed to not fail open). Placing zener diode(s) or a transorb across R_{SH} will also help protect the inputs.

5.1.3 BYPASS CAPACITORS

Be sure to specify capacitors that will support your application. Be sure to look at:

- Voltage Rating (well above the maximum value for its pins)
- Dielectrics (good Temp. Cos. and reasonable Volt. Cos.
- Size
- · Surface Mount vs. Leaded
- · Cost vs. availability

If possible, connect V_{SS} to ground. This will make your design simpler.

Bypass V_{IP} to V_{SS} with a local bypass capacitor next to these pins (e.g.,10 nF). If needed, a bulk bypass capacitor can also be added (e.g.,1 μ F).

Bypass V_{DD} to V_{SS} with a local bypass capacitor next to these pins (e.g.,100 nF). A bulk bypass capacitor should also be added close by (e.g.,2.2 μ F); placing it next to the local bypass capacitor is a good choice.

5.1.4 PROTECTING THE INPUTS

Designs using the MCP6C02 will need (common) protection methods in the circuit design. When working on the bench, be careful to use the same protection methods (e.g., do not hot-swap the supply voltages). The following subsections give ideas that might be useful in your design.

5.1.4.1 Protecting the V_{IP} Input

Always place a bypass capacitor (C_{IP} in Figure 5-1) from V_{IP} to ground. This helps protect this HV supply input from fast glitches. A 10 nF capacitor is reasonable for many designs.




FIGURE 5-1: Protecting V_{IP}

The $\Delta V_{IP}/\Delta t$ spec in Table 1-3 gives the maximum edge rate that should be input to the V_{IP} pin. Limit the source (V_S in Figure 5-1) to slower edge rates.

Limiting the current out of V_S , depending on the application, can also help protect $V_{I\!P}$

5.1.4.2 Protecting V_{DM} (and V_{IM})

The shunt resistor (R_{SH} in Figure 5-2 keeps V_{DM} in range, as long as the load current is not too high. If extra protection is needed in your design, ideas to consider include:

- Limiting V_S's output current
- Setting V_S's output ESR high enough to reduce overshoot
 - The ESR should be a dynamic resistance, not a physical one
- Limit V_{DM} (see Figure 5-2)
 - Add anti-parallel diodes between V_{IP} and $V_{IM},$ in case RSH fails open
 - Add a capacitor between the V_{IP} and V_{IM} pins

When V_{IP} and V_{DM} are protected, then V_{IM} is too.




FIGURE 5-2: Protecting V_{DM} with Diodes.

5.1.4.3 Protection for Capacitive Loads

Limiting the current from V_S helps protect the circuit in Figure 5-3. The resistance seen by V_S (R_{VS} (V_S's ESR) and R_{CL} (C_L's ESR)) helps reduce step response overshoot, which provides more protection. Using C_{SH} (see Figure 5-2) will create a voltage divider for fast edges; be careful to limit the resulting V_{DM}.




FIGURE 5-3: Protection for Capacitive Loads.

5.1.4.4 Protection for Motor Loads

Limiting the current and/or edge rates from V_S helps protect the circuit in Figure 5-4. The resistance R_{VS} (V_S 's ESR) might help in some designs. The catch diode (D_1) keeps decaying motor currents near ground, which protects the inputs.




FIGURE 5-4:

Protection for Motor Loads.

5.1.5 SETTING THE VOLTAGES AT V_{IP} AND V_{IM}

 V_{IP} is tied to a voltage source, to minimize glitches and crosstalk. This part's excellent CMRR versus frequency helps reject Common-mode (i.e., at V_{IP}) noise and glitches. A local pass capacitor to V_{SS} can help, when the design allows it; 10 nF is usually a good choice (see the Typical Application Circuit on Page 1).

A shunt resistor (R_{SH}) is connected between V_{IP} and V_{IM} , then to the load (which is grounded). It is selected for the trade-off between accuracy (high R_{SH}) and power dissipation (low R_{SH}). Low power dissipation also leads to reduced size and cost. R_{SH} also helps protect these pins against large glitches; make sure it will never fail open.

The bypass capacitor on V_{IP} reduces the risk of high overvoltage events, when the current changes abruptly (such as an inductive load opening).

A good layout is necessary to minimize DC and AC errors. Figure 5-5 shows a layout that minimizes input resistances seen by I_{BN} and $I_{BM}.$ The critical paths are between R_{SH} and the pins V_{IP} and V_{IM} (R_{WIP} and R_{WIM}).




FIGURE 5-5: PCB Layout for R_{SH} (connections to V_{IP} and V_{IM}).

For accuracy, the wiring resistances at the device inputs need to be small:

EQUATION 5-1:

 $R_{WIP} \le 4 \ m\Omega$ $R_{WIM} \le 0.1\Omega$

5.1.6 SETTING THE VOLTAGE AT V_{RFF}

For designs with $V_{REF} = V_{SS}$, short the V_{REF} and V_{SS} pins together; connect them to ground (or other reference) using one low impedance via (or trace). This minimizes DC and AC errors.

For designs with $V_{REF} \ge V_{SS} + 0.1V$, connect V_{REF} and V_{SS} with a relatively large capacitor. Since V_{REF} needs a low impedance source, we recommend the following two design approaches.

The DC resistance seen at V_{REF} needs to be small. This resistance includes trace resistance, via resistance and output resistance of any driving amplifiers. For good gain error in the signal band, maintain this resistance in that band.

EQUATION 5-2:

 $R_{WR} \le 1\Omega$

The AC impedance seen at V_{REF} needs to support stability at frequencies near the bandwidth. See Section 5.1.8.1, Driving VREF for more information.

Figure 5-6 shorts V_{REF} and V_{SS} together. The ADC connects its negative input to V_{REF} , so it can reject glitches on V_{SS} and V_{REF} (notice only one connection to V_{SS} is shown, for good precision).




FIGURE 5-6: V_{REF} Bypass Circuit #1.

Figure 5-7 uses an IC VREF to generate $V_{REF} - V_{SS}$, an R-C low-pass filter to reject fast glitches seen at $V_{REF} - V_{SS}$ and an op amp buffer (\geq 1 MHz) to drive V_{REF} with a low impedance source (see Equation 1-2) (notice only one connection to V_{SS} is shown, for good precision).




FIGURE 5-7: V_{REF} Bypass Circuit #2.

Driving the V_{REF} pin instead with a simple divider and capacitor will cause potential issues. The equivalent resistance needs to be low (see Equation 5-2), so the divider will draw a lot of current. The capacitor will need to be large, to set a reasonable pole, increasing cost and PCB space.

We strongly recommend against designs with $V_{SS} < V_{REF} < V_{SS} + 0.1V$, since AC glitches may become an problem.

5.1.7 TEMPERATURE RISE

Make sure that T_J does not exceed the Absolute Maximum Junction Temperature spec (see Section 1.1, Absolute Maximum Ratings †). This is a strong concern when T_A is high (e.g., above 125°C), when I_{OUT} 's magnitude is large (e.g., near the short circuit limit) or when V_{IP} is high.

Formulas needed for this part of the design are found in **Section 4.1.5**, **Temperature Performance**.

Figure 2-64 shows that temperature ramp rates need to be limited, for best performance. The decay rates shown there are limited by the PCB and other components.

5.1.8 ENSURING STABILITY

A few simple design techniques will help take advantage of these stable parts. Simulations and bench measurements help to verify the solutions (e.g., look at step response overshoot and ringing).

5.1.8.1 Driving V_{RFF}

The voltage source driving the V_{REF} pin must be low impedance (see Equation 1-2), so that the signal gain is constant within the signal bandwidth.

When the frequency is near the bandwidth (e.g., between BW/4 and 4 BW), the source's impedance magnitude should be below 50Ω .

5.1.8.2 Source Impedances

The recommended DC source resistances (at V_{IP} , V_{IM} and V_{REF} ; see Equation 5-2) will help ensure stability, by keeping R-C time constants very fast.

5.1.8.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage amplifiers. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth reduces. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. Lower gains (G_{DM}) exhibit greater sensitivity to capacitive loads.

When driving large capacitive loads with these parts (e.g., > 80 pF), a small series resistor at the output (R_{ISO} in Figure 5-8) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.




FIGURE 5-8: Recommended R_{ISO} Values for Capacitive Loads.

Figure 5-9 shows the typical responses versus C_L , when R_{ISO} is a short circuit (also see Figure 2-70 to Figure 2-73).

Figure 5-10 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the load capacitance (C_{I}).

After selecting $R_{\rm ISO}$ for the circuit, double check the resulting frequency response peaking and step response overshoot on the bench. Modify $R_{\rm ISO}$'s value until the response is reasonable.




FIGURE 5-9: Bandwidth and Gain Peaking vs. Capacitive Load, without R_{ISO}.




FIGURE 5-10: Recommended R_{ISO} vs. Capacitive Load.

5.1.9 NOISE DESIGN

As shown in Figure 2-58 and Table 1-3, the input noise voltage density is white (and low) at low frequencies. This supports accurate averages (DC estimates) in applications.

1/f noise is negligible for almost all applications. As a result, the time domain data in Figure 2-61, Figure 2-62 and Figure 2-63 is well behaved.

Figure 2-58 also shows a curve of the Integrated Input Noise Voltage (E_{ni} , in units of V_{RMS}) between 0 Hz and f (between 0.1 Hz and 100 kHz). To estimate E_{ni} between the frequencies f_1 and f_2 , simply take the RMS difference (i.e., $E_{ni} \mid_{f1 \text{ to } f2} = \textit{sqrt}(E_{ni2}^2 - E_{ni1}^2)$).

The Input Noise Voltage Density (e_{ni}) changes with V_{DM} ; however, that it is a weak relationship, so it can be neglected in designs.

Figure 5-11 and Figure 5-12 show the device noise as a Signal-to-Noise ratio (SNR), assuming the signal is a full-scale sine wave (at V_{OUT}). The x-axis is the circuit's bandwidth (BW), to make it easy to evaluate a particular design.

The input offset voltage is shown as a Signal-to-Offset ratio (SVosR), to indicate where the DC offset dominates the error.




FIGURE 5-11: SNR vs. Bandwidth Estimates, $V_{DD} = 2.0V$.




FIGURE 5-12: SNR vs. Bandwidth Estimates, $V_{DD} = 5.5V$.

5.1.10 UNIDIRECTIONAL APPLICATIONS

In unidirectional applications where $V_{REF} = V_{SS}$, it is important to minimize output headroom (V_{OL}). The lower V_{OL} is, the more accurate the zero scale reading is.

To reduce V_{OL} , make I_{OUT} as low as possible. This is done by making R_L high and by tying V_L to V_{SS} .

Figure 5-6 shows how to connect V_{REF} and V_{SS} for best performance.

5.1.11 BIDIRECTIONAL APPLICATIONS

Figure 5-7 shows ways to connect V_{REF} and V_{SS} for best performance.

To maximize headroom, reduce V_{OL} and V_{OH} by setting R_L high.

5.1.12 SUPPLY PINS

As described in Section 3.5 "Low-Side Power Supplies (VDD, VSS)", the ground potential (GND) can be set where needed in your design. The most common design approach has $V_{SS} = GND$ (positive single supply). Other common design approaches have $V_{DD} = GND$ (negative single supply) or $V_{SS} < GND < V_{DD}$ (dual, or split, supplies).

Setting V_{SS} = GND has the potential to increase rejection of crosstalk and glitches. In any case, a good ground design (e.g., ground plane on a PCB) and appropriate bypass capacitors are needed to realize these benefits. It pays to be sure that your capacitor's voltage rating and dielectric will support your needs over your voltage and temperature ranges. With some dielectrics, it pays to also take aging (changes over time) into account too.

5.2 Typical Application Circuits

The following circuits give guidance on using the MCP6C02 within common applications. They leave out details and the design requirements followed.

5.2.1 MOTOR CURRENT MONITORS

Figure 5-13 shows a simplified DC Motor Current Monitor circuit with a regulated voltage supply. The MCP6C02 and its circuit are all connected to the same ground, for better glitch performance. In this case, since I_L is non-negative, we choose $V_{REF} = V_{SS}$.

The ADC operates on a different supply; its ground will be different due to I-R drops and glitches. The differential input is tied to V_{REF} , so that its CMRR can reject differences between grounds.




FIGURE 5-13: Motor Current Monitor for Regulated Supply Voltage.

H-Bridge motor drive circuits can place their current monitors in several positions. Figure 5-14 shows a few possibilities:

 Position A – This uses a unidirectional monitor (MCP6C02 at V_{A1} and V_{A2}), with current polarity determined by the timing of the switches (SW_{LT}, etc.)

- Positions B and C This uses two unidirectional monitors (on MCP6C02 at V_{B1} and V_{B2} and the other at V_{C1} and V_{C2}), with each one representing one current polarity
- Position D This uses a bidirectional monitor (MCP6C02 at V_{D1} and V_{D2}), with current polarity determined by the output
 - The monitor must function at and below ground
 - The monitor must withstand large switching steps and glitches
 - We caution that the MCP6C02 should not be used in these conditions.

Obviously, choosing different locations for the monitor(s) gives trade-offs in accuracy and complexity. For instance, the monitor at Position D directly measures the motor current, but will have large voltage swings at its V_{IP} pin.

The switches are discrete semiconductor switches (i.e., CMOS, Bipolar, IGFET, etc.).




FIGURE 5-14: H-Bridge Motor Current Monitor, With a Few Possible Monitor Locations.

5.2.2 ANALOG LEVEL SHIFTER

The MCP6C02 can be used to shift analog voltages from a high positive voltage down to a low voltage. Many possibilities exit; Figure 5-15 is just one possible implementation.

The input attenuator (R_1 and R_2) allow a wider range of voltages to be measured. No resistor is placed between V_1 and the noninverting input, so that the input current I_{BP} doesn't cause an offset shift. The attenuator resistors' accuracy and values may affect the circuit's gain error and offset.

The +2.5V reference level allows bidirectional voltage sensing; it needs to be very low impedance and reject glitches on the supply or ground (see Figure 5-7 for recommendations on this part of the circuit).






FIGURE 5-15: Analog Level Shifter.

6.0 PACKAGING INFORMATION


6.1 **Package Marking Information**




Part Number	Code
MCP6C02T-020E/CHY	22
MCP6C02T-050E/CHY	25
MCP6C02T-100E/CHY	21
MCP6C02T-020E/CHYVAO	22
MCP6C02T-050E/CHYVAO	25
MCP6C02T-100E/CHYVAO	21



8-Lead VDFN



Part Number	Code
MCP6C02T-020H/Q8B	220
MCP6C02T-050H/Q8B	250
MCP6C02T-100H/Q8B	2100
MCP6C02T-020H/Q8BVAO	220
MCP6C02T-050H/Q8BVAO	250
MCP6C02T-100H/Q8BVAO	2100



Example

Legend: XX...X Device-specific information

Υ Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Pb-free JEDEC designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

6-Lead Plastic Small Outline Transistor (CH, CHY) [SOT-23]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-028C (CH) Sheet 1 of 2

6-Lead Plastic Small Outline Transistor (CH, CHY) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Leads	N		6			
Pitch	е		0.95 BSC			
Outside lead pitch	e1		1.90 BSC			
Overall Height	Α	0.90	-	1.45		
Molded Package Thickness	A2	0.89	1.30			
Standoff	A1	0.00	-	0.15		
Overall Width	Е	2.80 BSC				
Molded Package Width	E1		1.60 BSC			
Overall Length	D		2.90 BSC			
Foot Length	L	0.30	0.45	0.60		
Footprint	L1		0.60 REF			
Seating Plane to Gauge Plane	L1	0.25 BSC				
Foot Angle	ф	0° - 10°				
Lead Thickness	С	0.08	0.26			
Lead Width	b	0.20	-	0.51		

Notes:

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-028C (CH) Sheet 2 of 2

6-Lead Plastic Small Outline Transistor (CH, CHY) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Contact Pitch E		0.95 BSC		
Contact Pad Spacing	С		2.80		
Contact Pad Width (X3)	Х			0.60	
Contact Pad Length (X3)	Υ			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028B (CH)

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21358 Rev B Sheet 1 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Terminals	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00 0.03 0.0			
Terminal Thickness	A3	0.203 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Length	D2	2.30	2.40	2.50	
Overall Width	Е		3.00 BSC		
Exposed Pad Width	E2	1.50	1.60	1.70	
Terminal Width	b	0.25	0.30	0.35	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	K	0.20	-	-	
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15	
Wettable Flank Step Cut Width	E3	-	-	0.04	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev B Sheet 2 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			
Contact Pitch	Е		0.65 BSC	
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			2.50
Contact Pad Spacing	С		3.00	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.80
Contact Pad to Center Pad (X8)	G1	0.20		
Contact Pad to Contact Pad (X6)	G2	0.20		
Pin 1 Index Chamfer	CH	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev B

١	И	C	Р	6	C	0	2
		•		•	•	•	

NOTES:

APPENDIX A: REVISION HISTORY

Revision B (September 2019)

The following is the list of modifications.

- 1. Added the H-Temp part in an 8 lead 3 × 3 VDFN package.
- 2. Clarified specifications, timing diagrams and power calculations.
- 3. Added discussion on circuit protection.

Revision A (November 2018)

· Initial release of this document.

	\sim	T	_	$\hat{}$	_
N			_	•	•

APPENDIX B: OFFSET TEST SCREENS

Input offset voltage specifications in the DC spec table (Table 1-1) are based on bench measurements (see **Section 2.1, DC Precision**). These measurements are much more accurate than at test, because:

- · More compact circuit
- · Parts soldered on the PCB
- More time spent averaging (reduced noise)
- · Better temperature control
 - Reduced temperature gradients
 - Greater accuracy

TABLE B-1: OFFSET TEST SCREENS

We use production screens to support the quality of our V_{OS} specification in outgoing products. The screen limits are wider and are used to eliminate fliers; see Table B-1.

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = 2.0V to 5.5V, V_{SS} = GND, V_{IP} = 34V, V_{DM} = 0V, V_{REF} = $V_{DD}/4$, V_L = $V_{DD}/2$ and R_L = 10 k Ω to V_L ; see Figure 1-9 and Figure 1-10.

Parameters	Sym.	Min.	Max.	Units	Gain	Conditions
input Offset Voltage	Vos	-34	+34	μV	20	Test Screen
		-24	+24		50	
		-20	+20		100	

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾	<u>-xxx</u>	<u>X</u> (2)	/XXX ⁽²⁾	XXX ⁽³⁾	Ex	amples	s :	
Device Ta	ape and Reel Option	Gain Option	Temperature Range		Class	a)	MCP60	02T-020E/CHY:	Tape and Reel, Differential Gain = 20, Extended Temperature, 6LD SOT-23
Device:	MCP6C02:	Zero-Drift, 65V ape and Reel ⁽¹⁾	High-Side Curr	ent Sense Aı	mp	b)	MCP6C	02T-050E/CHY:	Tape and Reel, Differential Gain = 50, Extended Temperature, 6LD SOT-23
Option:		offerential Gain o	f 20 V/V			c)	MCP6C	02T-100E/CHY:	Tape and Reel, Differential Gain = 100, Extended Temperature, 6LD SOT-23
Townsonting	100 = D	oifferential Gain o	f 100 V/V			d)	MCP60	02T-020H/Q8B:	Tape and Reel, Differential Gain = 20, High Temperature, 8LD VDFN
Temperature Range: Package:		40°C to +125°C 40°C to +150°C Plastic Small Out		SOT-23 ⁽²⁾), 6	6-Lead	e)	MCP6C	02T-050H/Q8B:	Tape and Reel, Differential Gain = 50, High Temperature, 8LD VDFN
Class:	(Blank) = N	Very Thin Plastic 8-Lead Ion-Automotive automotive	Dual Flat Outlin	e (3x3 VDFN	J ⁽²⁾),	f)	MCP6C	02T-100H/Q8B:	Tape and Reel, Differential Gain = 100, High Temperature, 8LD VDFN
						g)	MCP60	C02T-020E/CHYVAO:	
						h)	MCP6C	02T-050E/CHYVAO:	Automotive, Tape and Reel, Differential Gain = 50, Extended Temperature, 6LD SOT-23
						i)	MCP6C	02T-100E/CHYVAO:	Automotive, Tape and Reel, Differential Gain = 100, Extended Temperature, 6LD SOT-23
						j)	MCP6C	:02T-020H/Q8BVAO:	Automotive, Tape and Reel, Differential Gain = 20, High Temperature, 8LD VDFN
						k)	MCP6C	02T-050H/Q8BVAO:	Automotive, Tape and Reel, Differential Gain = 50, High Temperature, 8LD VDFN
						l)	MCP6C	02T-100H/Q8BVAO:	Automotive, Tape and Reel, Differential Gain = 100, High Temperature, 8LD VDFN
						No	2: 3:	catalog part number used for ordering put the device package. Sales Office for pack and Reel option. E-Temp parts are on Temp parts are only Automotive parts are	ifier only appears in the description. This identifier is rposes and is not printed on Check with your Microchip tage availability with the Tape by in the SOT-23 package. Hin the 3×3 VDFN package. AEC-Q100 qualified. SOT-

M	C	P	6	C	0	2
	•		•	•	$\overline{}$	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4984-3

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526
China - Wuhan

Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820