

Atmel SAM D21E / SAM D21G / SAM D21J

ARM-Based Microcontroller

PRELIMINARY DATASHEET

Description

The Atmel® SAM D21 is a series of low-power microcontrollers using the 32-bit ARM® Cortex®-M0+ processor, and ranging from 32- to 64-pins with up to 256KB Flash and 32KB of SRAM. The SAM D21 devices operate at a maximum frequency of 48MHz and reach 2.14 Coremark/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Atmel Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces.

The Atmel SAM D21 devices provide the following features: In-system programmable Flash, twelve-channel direct memory access (DMA) controller, 12 channel Event System, programmable interrupt controller, up to 52 programmable I/O pins, 32-bit real-time clock and calendar, up to five 16-bit Timer/Counters (TC) and three 24-bit Timer/Counters for Control (TCC), where each TC can be configured to perform frequency and waveform generation, accurate program execution timing or input capture with time and frequency measurement of digital signals. The TCs can operate in 8- or 16-bit mode, selected TCs can be cascaded to form a 32-bit TC, and three timer/counters have extended functions optimized for motor, lighting and other control applications. The series provide one full-speed USB 2.0 embedded host and device interface; up to six Serial Communication Modules (SERCOM) that each can be configured to act as an USART, UART, SPI, I²C up to 3.4MHz, SMBus, PMBus, and LIN slave; two-channel I²S interface; up to twenty-channel 350ksps 12-bit ADC with programmable gain and optional oversampling and decimation supporting up to 16-bit resolution, one 10-bit 350ksps DAC, two analog comparators with window mode, Peripheral Touch Controller supporting up to 256 buttons, sliders, wheels and proximity sensing; programmable Watchdog Timer, brown-out detector and power-on reset and two-pin Serial Wire Debug (SWD) program and debug interface.

All devices have accurate and low-power external and internal oscillators. All oscillators can be used as a source for the system clock. Different clock domains can be independently configured to run at different frequencies, enabling power saving by running each peripheral at its optimal clock frequency, and thus maintaining a high CPU frequency while reducing power consumption.

The SAM D21 devices have two software-selectable sleep modes, idle and standby. In idle mode the CPU is stopped while all other functions can be kept running. In standby all clocks and functions are stopped expect those selected to continue running. The device supports SleepWalking. This feature allows the peripheral to wake up from sleep based on predefined conditions, and thus allows the CPU to wake up only when needed, e.g. when a threshold is crossed or a result is ready. The Event System supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in standby mode.

The Flash program memory can be reprogrammed in-system through the SWD interface. The same interface can be used for non-intrusive on-chip debug of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The Atmel SAM D21 devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers and evaluation kits.

Features

- Processor
 - ARM Cortex-M0+ CPU running at up to 48MHz
 - Single-cycle hardware multiplier
 - Micro Trace Buffer
- Memories
 - 32/64/128/256KB in-system self-programmable Flash
 - 4/8/16/32KB SRAM Memory
- System
 - Power-on reset (POR) and brown-out detection (BOD)
 - Internal and external clock options with 48MHz Digital Frequency Locked Loop (DFLL48M) and 48MHz to 96MHz Fractional Digital Phase Locked Loop (FDPLL96M)
 - External Interrupt Controller (EIC)
 - 16 external interrupts
 - One non-maskable interrupt
 - Two-pin Serial Wire Debug (SWD) programming, test and debugging interface
- Low Power
 - Idle and standby sleep modes
 - SleepWalking peripherals
- Peripherals
 - 12-channel Direct Memory Access Controller (DMAC)
 - 12-channel Event System
 - Up to five 16-bit Timer/Counters (TC), configurable as either:
 - One 16-bit TC with compare/capture channels
 - One 8-bit TC with compare/capture channels
 - One 32-bit TC with compare/capture channels, by using two TCs
 - Three 24-bit Timer/Counters for Control (TCC), with extended functions:
 - Up to four compare channels with optional complementary output
 - Generation of synchronized pulse width modulation (PWM) pattern across port pins
 - Deterministic fault protection, fast decay and configurable dead-time between complementary output
 - Dithering that increase resolution with up to 5 bit and reduce quantization error
 - 32-bit Real Time Counter (RTC) with clock/calendar function
 - Watchdog Timer (WDT)
 - CRC-32 generator
 - One full-speed (12Mbps) Universal Serial Bus (USB) 2.0 interface
 - Embedded host and device function
 - Eight endpoints
 - Up to six Serial Communication Interfaces (SERCOM), each configurable to operate as either:
 - USART with full-duplex and single-wire half-duplex configuration
 - I²C up to 3.4MHz
 - SPI
 - LIN slave
 - One two-channel Inter-IC Sound (I²S) interface
 - One 12-bit, 350ksps Analog-to-Digital Converter (ADC) with up to 20 channels
 - Differential and single-ended input
 - 1/2x to 16x programmable gain stage
 - Automatic offset and gain error compensation
 - Oversampling and decimation in hardware to support 13-, 14-, 15- or 16-bit resolution
 - 10-bit, 350ksps Digital-to-Analog Converter (DAC)
 - Two Analog Comparators (AC) with window compare function
 - Peripheral Touch Controller (PTC)
 - 256-Channel capacitive touch and proximity sensing
- I/O
 - Up to 52 programmable I/O pins
- Drop in compatible with SAM D20
- Packages
 - 64-pin TQFP, QFN
 - 48-pin TQFP, QFN
 - 32-pin TQFP, QFN
- Operating Voltage
 - 1.62V 3.63V



42181A-SAM-02/2014

1. Configuration Summary


	SAM D21J	SAM D21G	SAM D21E				
Pins	64	48	32				
General Purpose I/O-pins (GPIOs)	52	38	26				
Flash	256/128/64KB	256/128/64KB	256/128/64/32KB				
SRAM	32/16/8KB	32/16/8KB	32/16/8/4KB				
Timer Counter (TC) instances	5	3	3				
Waveform output channels per TC instance	2	2	2				
Timer Counter for Control (TCC) instances	3	3	3				
Waveform output channels per TCC	8/4/2	8/4/2	6/4/2				
DMA channels	12	12	12				
USB interface	1	1	1				
Serial Communication Interface (SERCOM) instances	6	6	4				
Inter-IC Sound (I ² S) interface	1	1	1				
Analog-to-Digital Converter (ADC) channels	20	14	10				
Analog Comparators (AC)	2	2	2				
Digital-to-Analog Converter (DAC) channels	1	1	1				
Real-Time Counter (RTC)	Yes	Yes	Yes				
RTC alarms	1	1	1				
RTC compare values	1 32-bit value or 2 16-bit values	1 32-bit value or 2 16-bit values	1 32-bit value or 2 16-bit values				
External Interrupt lines	16	16	16				
Peripheral Touch Controller (PTC) X and Y lines	16x16	12x10	10x6				
Maximum CPU frequency		48MHz					
Packages	QFN TQFP	QFN TQFP	QFN TQFP				
Oscillators	32.768kHz crystal oscillator (XOSC32K) 0.4-32MHz crystal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32kHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phased Locked Loop (FDPLL96M)						



	SAM D21J	SAM D21G	SAM D21E
Event System channels	12	12	12
SW Debug Interface	Yes	Yes	Yes
Watchdog Timer (WDT)	Yes	Yes	Yes



2. Ordering Information



2.1 SAM D21E

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21E15A-AUT	32K	4K	TQFP32	Tape & Reel
ATSAMD21E15A-MUT	32K	4K	QFN32	Tape & Reel
ATSAMD21E16A-AUT	64K	8K	TQFP32	Tape & Reel
ATSAMD21E16A-MUT	64K	8K	QFN32	Tape & Reel
ATSAMD21E17A-AUT	128K	16K	TQFP32	Tape & Reel
ATSAMD21E17A-MUT	128K	16K	QFN32	Tape & Reel
ATSAMD21E18A-AUT	256K	32K	TQFP32	Tape & Reel
ATSAMD21E18A-MUT	256K	32K	QFN32	Tape & Reel

2.2 SAM D21G

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21G15A-AUT	32K	4K	TQFP48	Tape & Reel
ATSAMD21G15A-MUT	32K	4K	QFN48	Tape & Reel
ATSAMD21G16A-AUT	64K	8K	TQFP48	Tape & Reel
ATSAMD21G16A-MUT	64K	8K	QFN48	Tape & Reel
ATSAMD21G17A-AUT	128K	16K	TQFP48	Tape & Reel




Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21G17A-MUT	128K	16K	QFN48	Tape & Reel
ATSAMD21G18A-AUT	256K	32K	TQFP48	Tape & Reel
ATSAMD21G18A-MUT	256K	32K	QFN48	Tape & Reel

2.3 SAM D21J

Ordering Code	FLASH (bytes)	SRAM (bytes)	Package	Carrier Type
ATSAMD21J15A-AUT	32K	4K	TQFP64	Tape & Reel
ATSAMD21J15A-MUT	32K	4K	QFN64	Tape & Reel
ATSAMD21J16A-AUT	64K	8K	TQFP64	Tape & Reel
ATSAMD21J16A-MUT	64K	8K	QFN64	Tape & Reel
ATSAMD21J17A-AUT	128K	16K	TQFP64	Tape & Reel
ATSAMD21J17A-MUT	128K	16K	QFN64	Tape & Reel
ATSAMD21J18A-AUT	256K	32K	TQFP64	Tape & Reel
ATSAMD21J18A-MUT	256K	32K	QFN64	Tape & Reel



3. Block Diagram




Notes: 1. Some products have different number of SERCOM instances, Timer/Counter instances, PTC signals and ADC signals. Refer to "Ordering Information" on page 4 for details.

2. The three TCC instances have different configurations, including the number of Waveform Output (WO) lines. Refer to "Peripherals Configuration Summary" on page 35 for details.




4. Pinout

4.1 SAM D21J






4.2 SAM D21G





4.3 SAM D21E





5. I/O Multiplexing and Considerations

5.1 Multiplexed Signals

Each pin is by default controlled by the PORT as a general purpose I/O and alternatively it can be assigned to one of the peripheral functions A, B, C, D, E, F, G or H. To enable a peripheral function on a pin, the Peripheral Multiplexer Enable bit in the Pin Configuration register corresponding to that pin (PINCFGn.PMUXEN, n = 0-31) in the PORT must be written to one. The selection of peripheral function A to H is done by writing to the Peripheral Multiplexing Odd and Even bits in the Peripheral Multiplexing register (PMUXn.PMUXE/O) in the PORT.

Table 5-1 on page 11 describes the peripheral signals multiplexed to the PORT I/O pins.

Table 5-1. PORT Function Multiplexing

	Pin					Α		E	3(1)(2)			С	D	E	F	G	Н
SAMD21E	SAMD21G	SAMD21J	I/O Pin	Supply	Туре	EIC	REF	ADC	AC	PTC	DAC	SERCOM ⁽¹⁾⁽²⁾	SERCOM- ALT	TC ⁽³⁾ /TCC	тсс	СОМ	AC/GCLK
1	1	1	PA00	VDDANA		EXTINT[0]							SERCOM1/ PAD[0]	TCC2/WO[0]			
2	2	2	PA01	VDDANA		EXTINT[1]							SERCOM1/ PAD[1]	TCC2/WO[1]			
3	3	3	PA02	VDDANA		EXTINT[2]		AIN[0]		Y[0]	VOUT						
4	4	4	PA03	VDDANA		EXTINT[3]	ADC/VREFA DAC/VREFP	AIN[1]		Y[1]							
		5	PB04	VDDANA		EXTINT[4]		AIN[12]		Y[10]							
		6	PB05	VDDANA		EXTINT[5]		AIN[13]		Y[11]							
		9	PB06	VDDANA		EXTINT[6]		AIN[14]		Y[12]							
		10	PB07	VDDANA		EXTINT[7]		AIN[15]		Y[13]							
	7	11	PB08	VDDANA		EXTINT[8]		AIN[2]		Y[14]			SERCOM4/ PAD[0]	TC4/WO[0]			
	8	12	PB09	VDDANA		EXTINT[9]		AIN[3]		Y[15]			SERCOM4/ PAD[1]	TC4/WO[1]			
5	9	13	PA04	VDDANA		EXTINT[4]	ADC VREFP	AIN[4]	AIN[0]	Y[2]			SERCOM0/ PAD[0]	TCC0/WO[0]			
6	10	14	PA05	VDDANA		EXTINT[5]		AIN[5]	AIN[1]	Y[3]			SERCOM0/ PAD[1]	TCC0/WO[1]			
7	11	15	PA06	VDDANA		EXTINT[6]		AIN[6]	AIN[2]	Y[4]			SERCOM0/ PAD[2]	TCC1/WO[0]			
8	12	16	PA07	VDDANA		EXTINT[7]		AIN[7]	AIN[3]	Y[5]			SERCOM0/ PAD[3]	TCC1/WO[1]		I2S/SD[0]	
11	13	17	PA08	VDDIO	I ² C	NMI		AIN[16]		X[0]		SERCOM0/ PAD[0]	SERCOM2/ PAD[0]	TCC0/WO[0]	TCC1/ WO[2]	I2S/SD[1]	
12	14	18	PA09	VDDIO	I ² C	EXTINT[9]		AIN[17]		X[1]		SERCOM0/ PAD[1]	SERCOM2/ PAD[1]	TCC0/WO[1]	TCC1/ WO[3]	I2S/ MCK[0]	
13	15	19	PA10	VDDIO		EXTINT[10]		AIN[18]		X[2]		SERCOM0/ PAD[2]	SERCOM2/ PAD[2]	TCC1/WO[0]	TCC0/ WO[2]	I2S/ SCK[0]	GCLK_IO[4]
14	16	20	PA11	VDDIO		EXTINT[11]		AIN[19]		X[3]		SERCOM0/ PAD[3]	SERCOM2/ PAD[3]	TCC1/WO[1]	TCC0/ WO[3]	I2S/FS[0]	GCLK_IO[5]

Table 5-1. PORT Function Multiplexing (Continued)

	Pin					A			B ⁽¹⁾⁽²⁾			С	D	E	F	G	Н
SAMD21E	SAMD21G	SAMD21J	I/O Pin	Supply	Туре	EIC	REF	ADC	AC	PTC	DAC	SERCOM ⁽¹⁾⁽²⁾	SERCOM- ALT	TC ⁽³⁾ /TCC	тсс	сом	AC/GCLK
	19	23	PB10	VDDIO		EXTINT[10]							SERCOM4/ PAD[2]	TC5/WO[0]	TCC0/ WO[4]	I2S/ MCK[1]	GCLK_IO[4]
	20	24	PB11	VDDIO		EXTINT[11]							SERCOM4/ PAD[3]	TC5/WO[1]	TCC0/ WO[5]	I2S/ SCK[1]	GCLK_IO[5]
		25	PB12	VDDIO	I ² C	EXTINT[12]				X[12]		SERCOM4/ PAD[0]		TC4/WO[0]	TCC0/ WO[6]	I2S/FS[1]	GCLK_IO[6]
		26	PB13	VDDIO	I ² C	EXTINT[13]				X[13]		SERCOM4/ PAD[1]		TC4/WO[1]	TCC0/ WO[7]		GCLK_IO[7]
		27	PB14	VDDIO		EXTINT[14]				X[14]		SERCOM4/ PAD[2]		TC5/WO[0]			GCLK_IO[0]
		28	PB15	VDDIO		EXTINT[15]				X[15]		SERCOM4/ PAD[3]		TC5/WO[1]			GCLK_IO[1]
	21	29	PA12	VDDIO	I ² C	EXTINT[12]						SERCOM2/ PAD[0]	SERCOM4/ PAD[0]	TCC2/WO[0]	TCC0/ WO[6]		AC/CMP[0]
	22	30	PA13	VDDIO	I ² C	EXTINT[13]						SERCOM2/ PAD[1]	SERCOM4/ PAD[1]	TCC2/WO[1]	TCC0/ WO[7]		AC/CMP[1]
15	23	31	PA14	VDDIO		EXTINT[14]						SERCOM2/ PAD[2]	SERCOM4/ PAD[2]	TC3/WO[0]	TCC0/ WO[4]		GCLK_IO[0]
16	24	32	PA15	VDDIO		EXTINT[15]						SERCOM2/ PAD[3]	SERCOM4/ PAD[3]	TC3/WO[1]	TCC0/ WO[5]		GCLK_IO[1]
17	25	35	PA16	VDDIO	I ² C	EXTINT[0]				X[4]		SERCOM1/ PAD[0]	SERCOM3/ PAD[0]	TCC2/WO[0]	TCC0/WO[6]		GCLK_IO[2]
18	26	36	PA17	VDDIO	I ² C	EXTINT[1]				X[5]		SERCOM1/ PAD[1]	SERCOM3/ PAD[1]	TCC2/WO[1]	TCC0/WO[7]		GCLK_IO[3]
19	27	37	PA18	VDDIO		EXTINT[2]				X[6]		SERCOM1/ PAD[2]	SERCOM3/ PAD[2]	TC3/WO[0]	TCC0/ WO[2]		AC/CMP[0]
20	28	38	PA19	VDDIO		EXTINT[3]				X[7]		SERCOM1/ PAD[3]	SERCOM3/ PAD[3]	TC3/WO[1]	TCC0/ WO[3]	I2S/SD[0]	AC/CMP[1]
		39	PB16	VDDIO	I ² C	EXTINT[0]						SERCOM5/ PAD[0]		TC6/WO[0]	TCC0/ WO[4]	I2S/SD[1]	GCLK_IO[2]
		40	PB17	VDDIO	I ² C	EXTINT[1]						SERCOM5/ PAD[1]		TC6/WO[1]	TCC0/ WO[5]	I2S/ MCK[0]	GCLK_IO[3]
	29	41	PA20	VDDIO		EXTINT[4]				X[8]		SERCOM5/ PAD[2]	SERCOM3/ PAD[2]	TC7/WO[0]	TCC0/ WO[6]	I2S/ SCK[0]	GCLK_IO[4]
	30	42	PA21	VDDIO		EXTINT[5]				X[9]		SERCOM5/ PAD[3]	SERCOM3/ PAD[3]	TC7/WO[1]	TCC0/ WO[7]	I2S/FS[0]	GCLK_IO[5]
21	31	43	PA22	VDDIO	I ² C	EXTINT[6]				X[10]		SERCOM3/ PAD[0]	SERCOM5/ PAD[0]	TC4/WO[0]	TCC0/ WO[4]		GCLK_IO[6]
22	32	44	PA23	VDDIO	I ² C	EXTINT[7]				X[11]		SERCOM3/ PAD[1]	SERCOM5/ PAD[1]	TC4/WO[1]	TCC0/ WO[5]	USB/SOF 1kHz	GCLK_IO[7]
23	33	45	PA24	VDDIO		EXTINT[12]						SERCOM3/ PAD[2]	SERCOM5/ PAD[2]	TC5/WO[0]	TCC1/ WO[2]	USB/DM	
24	34	46	PA25	VDDIO		EXTINT[13]						SERCOM3/ PAD[3]	SERCOM5/ PAD[3]	TC5/WO[1]	TCC1/ WO[3]	USB/DP	

Table 5-1. PORT Function Multiplexing (Continued)

	Pin					A		E	3(1)(2)			С	D	Е	F	G	Н
SAMD21E	SAMD21G	SAMD21J	I/O Pin	Supply	Туре	EIC	REF	ADC	AC	PTC	DAC	SERCOM ⁽¹⁾⁽²⁾	SERCOM- ALT	TC(3)/TCC	тсс	сом	AC/GCLK
	37	49	PB22	VDDIO		EXTINT[6]							SERCOM5/ PAD[2]	TC7/WO[0]			GCLK_IO[0]
	38	50	PB23	VDDIO		EXTINT[7]							SERCOM5/ PAD[3]	TC7/WO[1]			GCLK_IO[1]
25	39	51	PA27	VDDIO		EXTINT[15]											GCLK_IO[0]
27	41	53	PA28	VDDIO		EXTINT[8]											GCLK_IO[0]
31	45	57	PA30	VDDIO		EXTINT[10]							SERCOM1/ PAD[2]	TCC1/WO[0]		CORTEX_ M0P/ SWCLK	GCLK_IO[0]
32	46	58	PA31	VDDIO		EXTINT[11]							SERCOM1/ PAD[3]	TCC1/WO[1]			
		59	PB30	VDDIO	I ² C	EXTINT[14]							SERCOM5/ PAD[0]	TCC0/WO[0]	TCC1/ WO[2]		
		60	PB31	VDDIO	I ² C	EXTINT[15]							SERCOM5/ PAD[1]	TCC0/WO[1]	TCC1/ WO[3]		
		61	PB00	VDDANA		EXTINT[0]		AIN[8]		Y[6]			SERCOM5/ PAD[2]	TC7/WO[0]			
		62	PB01	VDDANA		EXTINT[1]		AIN[9]		Y[7]			SERCOM5/ PAD[3]	TC7/WO[1]			
	47	63	PB02	VDDANA		EXTINT[2]		AIN[10]		Y[8]			SERCOM5/ PAD[0]	TC6/WO[0]			
	48	64	PB03	VDDANA		EXTINT[3]		AIN[11]		Y[9]			SERCOM5/ PAD[1]	TC6/WO[1]			

Notes:

- 1. All analog pin functions are on peripheral function B. Peripheral function B must be selected to disable the digital control of the pin.
- 2. Only some pins can be used in SERCOM I²C mode. See the Type column for using a SERCOM pin in I²C mode.
- 3. Note that TC6 and TC7 are not supported on the SAM D21G. Refer to "Configuration Summary" on page 3 for details.

5.2 Other Functions

5.2.1 Oscillator Pinout

The oscillators are not mapped to the normal PORT functions and their multiplexing are controlled by registers in the System Controller (SYSCTRL).

Oscillator	Supply	Signal	I/O Pin
XOSC	VDDIO	XIN	PA14
XOSC	VIDIO	XOUT	PA15
XOSC32K	VDDANA	XIN32	PA00
AU3U32K	VDDANA	XOUT32	PA01

5.2.2 Serial Wire Debug Interface Pinout


Only the SWCLK pin is mapped to the normal PORT functions. A debugger cold-plugging or hot-plugging detection will automatically switch the SWDIO port to the SWDIO function.

Signal	Supply	I/O Pin
SWCLK	VDDIO	PA30
SWDIO	VDDIO	PA31



6. Power Supply and Start-Up Considerations

6.1 Power Domain Overview



6.2 Power Supply Considerations

6.2.1 Power Supplies

The Atmel® SAM D21 has several different power supply pins:

- VDDIO: Powers I/O lines, OSC8M and XOSC. Voltage is 1.62V to 3.63V.
- VDDIN: Powers I/O lines and the internal regulator. Voltage is 1.62V to 3.63V.
- VDDANA: Powers I/O lines and the ADC, AC, DAC, PTC, OSCULP32K, OSC32K, XOSC32K. Voltage is 1.62V to 3.63V.
- VDDCORE: Internal regulated voltage output. Powers the core, memories, peripherals, DFLL48M and FDPLL96M. Voltage is 1.2V.

The same voltage must be applied to both VDDIN, VDDIO and VDDANA. This common voltage is referred to as V_{DD} in the datasheet.



The ground pins, GND, are common to VDDCORE, VDDIO and VDDIN. The ground pin for VDDANA is GNDANA.

For decoupling recommendations for the different power supplies, refer to the schematic checklist.

Refer to "Schematic Checklist" on page 948 for details.

6.2.2 Voltage Regulator

The SAM D21 voltage regulator has two different modes:


- Normal mode: To be used when the CPU and peripherals are running
- Low Power (LP) mode: To be used when the regulator draws small static current. It can be used in standby mode

6.2.3 Typical Powering Schematics

The SAM D21 uses a single supply from 1.62V to 3.63V.

The following figure shows the recommended power supply connection.

Figure 6-1. Power Supply Connection



6.2.4 Power-Up Sequence

6.2.4.1 Minimum Rise Rate

The integrated power-on reset (POR) circuitry monitoring the VDDANA power supply requires a minimum rise rate. Refer to the "Electrical Characteristics" on page 900 for details.

6.2.4.2 Maximum Rise Rate

The rise rate of the power supply must not exceed the values described in Electrical Characteristics. Refer to the "Electrical Characteristics" on page 900 for details.



6.3 Power-Up

This section summarizes the power-up sequence of the SAM D21. The behavior after power-up is controlled by the Power Manager. Refer to "PM – Power Manager" on page 102 for details.

6.3.1 Starting of Clocks

After power-up, the device is set to its initial state and kept in reset, until the power has stabilized throughout the device. Once the power has stabilized, the device will use a 1MHz clock. This clock is derived from the 8MHz Internal Oscillator (OSC8M), which is divided by eight and used as a clock source for generic clock generator 0. Generic clock generator 0 is the main clock for the Power Manager (PM).

Some synchronous system clocks are active, allowing software execution.

Refer to the "Clock Mask Register" section in "PM – Power Manager" on page 102 for the list of default peripheral clocks running. Synchronous system clocks that are running are by default not divided and receive a 1MHz clock through generic clock generator 0. Other generic clocks are disabled except GCLK_WDT, which is used by the Watchdog Timer (WDT).

6.3.2 I/O Pins

After power-up, the I/O pins are tri-stated.

6.3.3 Fetching of Initial Instructions

After reset has been released, the CPU starts fetching PC and SP values from the reset address, which is 0x000000000. This address points to the first executable address in the internal flash. The code read from the internal flash is free to configure the clock system and clock sources. Refer to "PM – Power Manager" on page 102, "GCLK – Generic Clock Controller" on page 80 and "SYSCTRL – System Controller" on page 133 for details. Refer to the ARM Architecture Reference Manual for more information on CPU startup (http://www.arm.com).

6.4 Power-On Reset and Brown-Out Detector

The SAM D21 embeds three features to monitor, warn and/or reset the device:

- POR: Power-on reset on VDDANA
- BOD33: Brown-out detector on VDDANA
- BOD12: Voltage Regulator Internal Brown-out detector on VDDCORE. The Voltage Regulator Internal BOD is
 calibrated in production and its calibration configuration is stored in the NVM User Row. This configuration should
 not be changed if the user row is written to assure the correct behavior of the BOD12.

6.4.1 Power-On Reset on VDDANA

POR monitors VDDANA. It is always activated and monitors voltage at startup and also during all the sleep modes. If VDDANA goes below the threshold voltage, the entire chip is reset.

6.4.2 Brown-Out Detector on VDDANA

BOD33 monitors VDDANA. Refer to "SYSCTRL - System Controller" on page 133 for details.


6.4.3 Brown-Out Detector on VDDCORE

Once the device has started up, BOD12 monitors the internal VDDCORE.



7. Product Mapping

Figure 7-1. Atmel SAM D21 Product Mapping





8. Memories

8.1 Embedded Memories

- Internal high-speed flash
- Internal high-speed RAM, single-cycle access at full speed

8.2 Physical Memory Map

The High-Speed bus is implemented as a bus matrix. All High-Speed bus addresses are fixed, and they are never remapped in any way, even during boot. The 32-bit physical address space is mapped as follow:

Table 8-1. SAM D21 physical memory map⁽¹⁾

			Size						
Memory	Start address	SAMD21x18	SAMD21x17	SAMD21x16	SAMD21x15				
Embedded Flash	0x00000000	256Kbytes	128Kbytes	64Kbytes	32Kbytes				
Embedded SRAM	0x20000000	32Kbytes	16Kbytes	8Kbytes	4Kbytes				
Peripheral Bridge A	0x40000000	64Kbytes	64Kbytes	64Kbytes	64Kbytes				
Peripheral Bridge B	0x41000000	64Kbytes	64Kbytes	64Kbytes	64Kbytes				
Peripheral Bridge C	0x42000000	64Kbytes	64Kbytes	64Kbytes	64Kbytes				

Note: 1. x = G, J or E.

Table 8-2. Flash memory parameters⁽¹⁾

Device	Flash size (FLASH_PM)	Number of pages (FLASH_P)	Page size (FLASH_W)
SAMD21x18	256Kbytes	4096	64 bytes
SAMD21x17	128Kbytes	2046	64 bytes
SAMD21x16	64Kbytes	1024	64 bytes
SAMD21x15	32Kbytes	512	64 bytes

Note: 1. x = G, J or E.



8.3 NVM User Row Mapping

The NVM User Row contains calibration data that are automatically read at device power on.

The NVM User Row can be read at address 0x804000.

To write the NVM User Row refer to "NVMCTRL - Non-Volatile Memory Controller" on page 340.

Note that when writing to the user row the values do not get loaded by the other modules on the device until a device reset occurs.

Table 8-3. NVM User Row Mapping

Bit Position	Name	Usage
2:0	BOOTPROT	Used to select one of eight different bootloader sizes. Refer to "NVMCTRL – Non-Volatile Memory Controller" on page 340. Default value = 7.
3	Reserved	
6:4	EEPROM	Used to select one of eight different EEPROM sizes. Refer to "NVMCTRL – Non-Volatile Memory Controller" on page 340. Default value = 7.
7	Reserved	
13:8	BOD33 Level	BOD33 Threshold Level at power on. Refer to BOD33 register. Default value = 7.
14	BOD33 Enable	BOD33 Enable at power on . Refer to BOD33 register. Default value = 1.
16:15	BOD33 Action	BOD33 Action at power on. Refer to BOD33 register. Default value = 1.
24:17	Reserved	Voltage Regulator Internal BOD(BOD12) configuration. These bits are written in production and must not be changed.
25	WDT Enable	WDT Enable at power on. Refer to WDT CTRL register. Default value = 0.
26	WDT Always-On	WDT Always-On at power on. Refer to WDT CTRL register. Default value = 0.
30:27	WDT Period	WDT Period at power on. Refer to WDT CONFIG register. Default value = 0x0B
34:31	WDT Window	WDT Window mode time-out at power on. Refer to WDT CONFIG register.
38:35	WDT EWOFFSET	WDT Early Warning Interrupt Time Offset at power on. Refer to WDT EWCTRL register. Default value = 0x0B
39	WDT WEN	WDT Timer Window Mode Enable at power on. Refer to WDT CTRL register. Default value = 0.
40	BOD33 Hysteresis	BOD33 Hysteresis configuration at power on. Refer to BOD33 register. Default value = 0.
41	Reserved	Voltage Regulator Internal BOD(BOD12) configuration. This bit is written in production and must not be changed.
47:42	Reserved	
63:48	LOCK	NVM Region Lock Bits. Refer to "NVMCTRL – Non-Volatile Memory Controller" on page 340. Default value = 0xFFFF.



8.4 NVM Software Calibration Area Mapping

The NVM Software Calibration Area contains calibration data that are measured and written during production test. These calibration values should be read by the application software and written back to the corresponding register.

The NVM Software Calibration Area can be read at address 0x806020.

The NVM Software Calibration Area can not be written.

Table 8-4. NVM Software Calibration Area Mapping

Bit Position	Name	Description
2:0	Reserved	
14:3	Reserved	
26:15	Reserved	
34:27	ADC LINEARITY	ADC Linearity Calibration. Should be written to CALIB register.
37:35	ADC BIASCAL	ADC Bias Calibration. Should be written to CALIB register.
44:38	OSC32K CAL	OSC32KCalibration. Should be written to OSC32K register.
49:45	USB TRANSN	USB TRANSN calibration value. Should be written to the USB PADCAL register.
54:50	USB TRANSP	USB TRANSP calibration value. Should be written to the USB PADCAL register.
57:55	USB TRIM	USB TRIM calibration value. Should be written to the USB PADCAL register.
63:58	DFLL48M COARSE CAL	DFLL48M Coarse calibration value. Should be written to the SYSCTRL DFLLVAL register.
73:64	DFLL48M FINE CAL	DFLL48M Fine calibration value. Should be written to the SYSCTRL DFLLVAL register.
127:74	Reserved	

8.5 Serial Number

Each device has a unique 128-bit serial number which is a concatenation of four 32-bit words contained at the following addresses:

Word 0: 0x0080A00C Word 1: 0x0080A040 Word 2: 0x0080A044 Word 3: 0x0080A048

The uniqueness of the serial number is guaranteed only when using all 128 bits.



9. Processor And Architecture

9.1 Cortex M0+ Processor

The Atmel SAM D21 implements the ARM® Cortex™-M0+ processor, based on the ARMv6 Architecture and Thumb®-2 ISA. The Cortex M0+ is 100% instruction set compatible with its predecessor, the Cortex-M0 core, and upward compatible to Cortex-M3 and M4 cores. For more information refer to www.arm.com.

9.1.1 Cortex M0+ Configuration

Features	Configurable option	Atmel SAM D21 configuration
Interrupts	External interrupts 0-32	32
Data endianness	Little-endian or big-endian	Little-endian
SysTick timer	Present or absent	Present
Number of watchpoint comparators	0, 1, 2	2
Number of breakpoint comparators	0, 1, 2, 3, 4	4
Halting debug support	Present or absent	Present
Multiplier	Fast or small	Fast (single cycle)
Single-cycle I/O port	Present or absent	Present
Wake-up interrupt controller	Supported or not supported	Not supported
Vector Table Offset Register	Present or absent	Present
Unprivileged/Privileged support	Present or absent	Absent ⁽¹⁾
Memory Protection Unit	Not present or 8-region	Not present
Reset all registers	Present or absent	Absent
Instruction fetch width	16-bit only or mostly 32-bit	32-bit

Note: 1. All software run in privileged mode only.

The ARM Cortex-M0+ core has two bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides connections to peripherals and all system memory, which includes flash and RAM.
- Single 32-bit I/O port bus interfacing to the PORT with 1-cycle loads and stores.

9.1.2 Cortex-M0+ Peripherals

- System Control Space (SCS)
 - The processor provides debug through registers in the SCS. Refer to the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- System Timer (SysTick)
 - The System Timer is a 24-bit timer that extends the functionality of both the processor and the NVIC. Refer to the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- Nested Vectored Interrupt Controller (NVIC)
 - External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the
 priority of each interrupt. The NVIC and the Cortex-M0+ processor core are closely coupled, providing low
 latency interrupt processing and efficient processing of late arriving interrupts. Refer to "Nested Vector"



Interrupt Controller" on page 23 and the Cortex-M0+ Technical Reference Manual for details (www.arm.com).

- System Control Block (SCB)
 - The System Control Block provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions. Refer to the Cortex-M0+ Devices Generic User Guide for details (www.arm.com).

9.1.3 Cortex-M0+ Address Map

Table 9-1. Cortex-M0+ Address Map

Address	Peripheral
0xE000E000	System Control Space (SCS)
0xE000E010	System Timer (SysTick)
0xE000E100	Nested Vectored Interrupt Controller (NVIC)
0xE000ED00	System Control Block (SCB)

9.1.4 I/O Interface

9.1.4.1 Overview

Because accesses to the AMBA® AHB-Lite™ and the single cycle I/O interface can be made concurrently, the Cortex-M0+ processor can fetch the next instructions while accessing the I/Os. This enables single cycle I/O accesses to be sustained for as long as needed.

9.1.4.2 Description

Direct access to PORT registers.

9.2 Nested Vector Interrupt Controller

9.2.1 Overview

The Nested Vectored Interrupt Controller (NVIC) in the SAM D20 supports 32 interrupt lines with four different priority levels. For more details, refer to the Cortex-M0+ Technical Reference Manual (www.arm.com).

9.2.2 Interrupt Line Mapping

Each of the 32 interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have one or more interrupt flags, located in the peripheral's Interrupt Flag Status and Clear (INTFLAG) register. The interrupt flag is set when the interrupt condition occurs. Each interrupt in the peripheral can be individually enabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated from the peripheral when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt requests for one peripheral are ORed together on system level, generating one interrupt request for each peripheral. An interrupt request will set the corresponding interrupt pending bit in the NVIC interrupt pending registers (SETPEND/CLRPEND bits in ISPR/ICPR). For the NVIC to activate the interrupt, it must be enabled in the NVIC interrupt enable register (SETENA/CLRENA bits in ISER/ICER). The NVIC interrupt priority registers IPR0-IPR7 provide a priority field for each interrupt.



Peripheral Source	NVIC Line
EIC NMI – External Interrupt Controller	NMI
PM – Power Manager	0
SYSCTRL – System Control	1
WDT – Watchdog Timer	2
RTC – Real Time Counter	3
EIC – External Interrupt Controller	4
NVMCTRL – Non-Volatile Memory Controller	5
DMAC - Direct Memory Access Controller	6
USB - Universal Serial Bus	7
EVSYS – Event System	8
SERCOM0 – Serial Communication Interface 0	9
SERCOM1 – Serial Communication Interface 1	10
SERCOM2 – Serial Communication Interface 2	11
SERCOM3 – Serial Communication Interface 3	12
SERCOM4 – Serial Communication Interface 4	13
SERCOM5 – Serial Communication Interface 5	14
TCC0 – Timer Counter for Control 0	15
TCC1 – Timer Counter for Control 1	16
TCC2 – Timer Counter for Control 2	17
TC3 – Timer Counter 3	18
TC4 – Timer Counter 4	19
TC5 – Timer Counter 5	20
TC6 – Timer Counter 6	21
TC7 – Timer Counter 7	22
ADC – Analog-to-Digital Converter	23
AC – Analog Comparator	24
DAC – Digital-to-Analog Converter	25
PTC – Peripheral Touch Controller	26
I2S - Inter IC Sound	27

9.3 High-Speed Bus System


9.3.1 Features

High-Speed Bus Matrix has the following features:



- Symmetric crossbar bus switch implementation
- Allows concurrent accesses from different masters to different slaves
- 32-bit data bus
- Operation at a one-to-one clock frequency with the bus masters

9.3.2 Configuration



Bus Matrix Masters	Master ID
CM0+ - Cortex M0+ Processor	0
DSU - Device Service Unit	1
DMAC - Direct Memory Access Controller / Data Access	2

Bus Matrix Slaves	Slave ID
Internal Flash Memory	0
AHB-APB Bridge A	1
AHB-APB Bridge B	2
AHB-APB Bridge C	3



Bus Matrix Slaves	Slave ID
SRAM Port 4 - CM0+ Access	4
SRAM Port 5 - DMAC Data Access	5
SRAM Port 6 - DSU Access	6

SRAM Port Connection	Port ID	Connection Type
MTB - Memory Trace Buffer	0	Direct
USB - Universal Serial Bus	1	Direct
DMAC - Direct Memory Access Controller - Write-Back Access	2	Direct
DMAC - Direct Memory Access Controller - Fetch Access	3	Direct
CM0+ - Cortex M0+ Processor	4	Bus Matrix
DMAC - Direct Memory Access Controller - Data Access	5	Bus Matrix
DSU - Device Service Unit	6	Bus Matrix



9.4 AHB-APB Bridge

The AHB-APB bridge is an AHB slave, providing an interface between the high-speed AHB domain and the low-power APB domain. It is used to provide access to the programmable control registers of peripherals (see "Product Mapping" on page 18).

AHB-APB bridge is based on AMBA APB Protocol Specification V2.0 (ref. as APB4) including:

- Wait state support
- Error reporting
- Transaction protection
- Sparse data transfer (byte, half-word and word)

Additional enhancements:

- Address and data cycles merged into a single cycle
- Sparse data transfer also apply to read access

to operate the AHB-APB bridge, the clock (CLK_HPBx_AHB) must be enabled. See "PM – Power Manager" on page 102 for details.

Figure 9-1. APB Write Access.







Figure 9-2. APB Read Access.



9.5 PAC – Peripheral Access Controller

9.5.1 Overview

There is one PAC associated with each AHB-APB bridge. The PAC can provide write protection for registers of each peripheral connected on the same bridge.

The PAC peripheral bus clock (CLK_PACx_APB) is enabled by default, and can be enabled and disabled in the Power Manager. Refer to "PM – Power Manager" on page 102 for details. The PAC will continue to operate in any sleep mode where the selected clock source is running.

Write-protection does not apply for debugger access. When the debugger makes an access to a peripheral, write-protection is ignored so that the debugger can update the register.

Write-protect registers allow the user to disable a selected peripheral's write-protection without doing a read-modify-write operation. These registers are mapped into two I/O memory locations, one for clearing and one for setting the register bits. Writing a one to a bit in the Write Protect Clear register (WPCLR) will clear the corresponding bit in both registers (WPCLR and WPSET) and disable the write-protection for the corresponding peripheral, while writing a one to a bit in the Write Protect Set (WPSET) register will set the corresponding bit in both registers (WPCLR and WPSET) and enable the write-protection for the corresponding peripheral. Both registers (WPCLR and WPSET) will return the same value when read.

If a peripheral is write-protected, and if a write access is performed, data will not be written, and the peripheral will return an access error (CPU exception).

The PAC also offers a safety feature for correct program execution, with a CPU exception generated on double write-protection or double unprotection of a peripheral. If a peripheral n is write-protected and a write to one in WPSET[n] is detected, the PAC returns an error. This can be used to ensure that the application follows the intended program flow by always following a write-protect with an unprotect, and vice versa. However, in applications where a write-protected peripheral is used in several contexts, e.g., interrupts, care should be taken so that either the interrupt can not happen while the main application or other interrupt levels manipulate the write-protection status, or when the interrupt handler needs to unprotect the peripheral, based on the current protection status, by reading WPSET.



9.6 Register Description

Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Refer to "Product Mapping" on page 18 for PAC locations.

9.6.1 Write Protect Clear

Name: WPCLR Offset: 0x00

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		EIC	RTC	WDT	GCLK	SYSCTRL	PM	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:7 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 6:1 – EIC, RTC, WDT, GCLK, SYSCTRL, PM: Write Protect Disable

0: Write-protection is disabled.

1: Write-protection is enabled.

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bits for the corresponding peripherals.

Bit 0 – Reserved



9.6.2 Write Protect Set

Name: WPSET
Offset: 0x04

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		EIC	RTC	WDT	GCLK	SYSCTRL	РМ	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

Bits 31:7 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 6:1 - EIC, RTC, WDT, GCLK, SYSCTRL, PM: Write Protect Enable

0: Write-protection is disabled.

1: Write-protection is enabled.

Writing a zero to these bits has no effect.

Writing a one to these bits will set the Write Protect bit for the corresponding peripherals.

Bit 0 – Reserved



9.6.3 PAC1 Register Description

Write Protect Clear

Name: WPCLR Offset: 0x00

Reset: 0x00000002

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		МТВ	USB	DMAC	PORT	NVMCTRL	DSU	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	1	0

Bits 31:7 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 6:1 - MTB, USB, DMAC, PORT, NVMCTRL, DSU: Write Protect

0: Write-protection is disabled.

1: Write-protection is enabled.

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Bit 0 – Reserved



Write Protect Set

Name: WPSET Ox04

Reset: 0x00000002

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		МТВ	USB	DMAC	PORT	NVMCTRL	DSU	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	1	0

• Bits 31:7 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 6:1 – MTB, USB, DMAC, PORT, NVMCTRL, DSU: Write Protect

0: Write-protection is disabled.

1: Write-protection is enabled.

Writing a zero to these bits has no effect.

Writing a one to these bits will set the Write Protect bit for the corresponding peripherals.

Bit 0 – Reserved



9.6.4 PAC2 Register Description

Write Protect Clear

Name: WPCLR

Offset: 0x00

Reset: 0x00800000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				128	PTC	DAC	AC	ADC
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	1	0	0	0	0	0	0	0
							_	_
Bit	15	14	13	12	11	10	9	8
	TC7	TC6	TC5	TC4	тс3	TCC2	TCC1	TCC0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	SERCOM5	SERCOM4	SERCOM3	SERCOM2	SERCOM1	SERCOM0	EVSYS	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

Bits 31:21 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to reset value when this register is written. These bits will always return reset value when read.

- Bits 20:1 I2S, PTC, DAC, AC, ADC, TC7, TC6, TC5, TC4, TC3, TCC2, TCC1, TCC0, SERCOM5, SERCOM4, SERCOM3, SERCOM2, SERCOM1, SERCOM0, EVSYS: Write Protect
 - 0: Write-protection is disabled.
 - 1: Write-protection is enabled.

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Bit 0 – Reserved



Write Protect Set

Name: WPSET
Offset: 0x04

Reset: 0x00800000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				I2S	PTC	DAC	AC	ADC
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	1	0	0	0	0	0	0	0
D.,	45	4.4	40	40	44	40		
Bit	15	14	13	12	11	10	9	8
	TC7	TC6	TC5	TC4	TC3	TCC2	TCC1	TCC0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
	_		_	_				
Bit	7	6	5	4	3	2	1	0
	SERCOM5	SERCOM4	SERCOM3	SERCOM2	SERCOM1	SERCOM0	EVSYS	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

Bits 31:21 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to reset value when this register is written. These bits will always return reset value when read.

 Bits 20:1 – I2S, PTC, DAC, AC, ADC, TC7, TC6, TC5, TC4, TC3, TCC2, TCC1, TCC0, SERCOM5, SERCOM4, SERCOM3, SERCOM2, SERCOM1, SERCOM0, EVSYS: Write Protect Enable

0: Write-protection is disabled.

1: Write-protection is enabled.

Writing a zero to these bits has no effect.

Writing a one to these bits will set the Write Protect bit for the corresponding peripherals.

Bit 0 – Reserved



10. Peripherals Configuration Summary

Table 10-1. Peripherals Configuration Summary

			AHB Clock		APB Clock		Generic Clock	PAC		Events		DMA
Peripheral Name	Base Address	IRQ Line	Index	Enabled at Reset	Index	Enabled at Reset		Index	Prot at Reset	User	Generator	Index
AHB-APB Bridge A	0x40000000		0	Y								
PAC0	0x40000000				0	Y						
PM	0x40000400	0			1	Y		1	N			
SYSCTRL	0x40000800	1			2	Y	0: DFLL48M reference 1: FDPLL96M clk source 2: FDPLL96M 32kHz	2	N			
GCLK	0x40000C00				3	Y		3	N			
WDT	0x40001000	2			4	Y	3	4	N			
RTC	0x40001400	3			5	Y	4	5	N		1: CMP0/ALARM0 2: CMP1 3: OVF 4-11: PER0-7	
EIC	0x40001800	NMI, 4			6	Y	5	6	N		12-27: EXTINT0-15	
AHB-APB Bridge B	0x41000000		1	Y								
PAC1	0x41000000				0	Y						
DSU	0x41002000		3	Y	1	Y		1	Y			
NVMCTRL	0x41004000	5	4	Y	2	Y		2	N			
PORT	0x41004400				3	Y		3	N			
DMAC	0x41004800	6	5	Y	4	Y		4	N	0-3: CH0-3	30-33: CH0-3	
USB	0x41005000	7	6	Y	5	Υ	6	5	N			
MTB	0x41006000							6	N			
AHB-APB Bridge C	0x42000000		2	Y								
PAC2	0x42000000				0	N						
EVSYS	0x42000400	8			1	N	7-18: one per CHANNEL	1	N			
SERCOM0	0x42000800	9			2	N	20: CORE 19: SLOW	2	N			1: RX 2: TX
SERCOM1	0x42000C00	10			3	N	21: CORE 19: SLOW	3	N			3: RX 4: TX
SERCOM2	0x42001000	11			4	N	22: CORE 19: SLOW	4	N			5: RX 6: TX

Table 10-1. Peripherals Configuration Summary

			АНВ	Clock	APB	Clock	Generic Clock	P/	AC	Events		DMA
Peripheral Name	Base Address	IRQ Line	Index	Enabled at Reset	Index	Enabled at Reset	Index	Index	Prot at Reset	User	Generator	Index
SERCOM3	0x42001400	12			5	N	23: CORE 19: SLOW	5	N			7: RX 8: TX
SERCOM4	0x42001800	13			6	N	24: CORE 19: SLOW	6	N			9: RX 10: TX
SERCOM5	0x42001C00	14			7	N	25: CORE 19: SLOW	7	N			11: RX 12: TX
TCC0	0x42002000	15			8	N	26	8	N	4-5: EV0-1 6-9: MC0-3	34: OVF 35: TRG 36: CNT 37-40: MC0-3	13: OVF 14-17: MC0-3
TCC1	0x42002400	16			9	N	26	9	N	10-11: EV0-1 12-13: MC0-1	41: OVF 42: TRG 43: CNT 44-45: MC0-1	18: OVF 19-20: MC0-1
TCC2	0x42002800	17			10	N	27	10	N	14-15: EV0-1 16-17: MC0-1	46: OVF 47: TRG 48: CNT 49-50: MC0-1	21: OVF 22-23: MC0-1
TC3	0x42002C00	18			11	N	27	11	N	18: EV	51: OVF 52-53: MC0-1	24: OVF 25-26: MC0-1
TC4	0x42003000	19			12	N	28	12	N	19: EV	54: OVF 55-56: MCX0-1	27: OVF 28-29: MC0-1
TC5	0x42003400	20			13	N	28	13	N	20: EV	57: OVF 58-59: MC0-1	30: OVF 31-32: MC0-1
TC6	0x42003800	21			14	N	29	14	N	21: EV	60: OVF 61-62: MC0-1	33: OVF 34-35: MC0-1
TC7	0x42003C00	22			15	N	29	15	N	22: EV	63: OVF 64-65: MC0-1	36: OVF 37-38: MC0-1
ADC	0x42004000	23			16	Y	30	16	N	23: START 24: SYNC	66: RESRDY 67: WINMON	39: RESRDY
AC	0x42004400	24			17	N	31: DIG 32: ANA	17	N	25-26: SOC0-1	68-69: COMP0-1 70: WIN0	
DAC	0x42004800	25			18	N	33	18	N	27: START	71: EMPTY	40: EMPTY
PTC	0x42004C00	26			19	N	34	19	N	28: STCONV	72: EOC 73: WCOMP	
I2S	0x42005000	27			20	N	35-36	20	N			41:42: RX 43:44: TX

The SAM D21 has three instances of TCCs, their configuration is summarized below.

Table 10-2. TCCs Configuration Summary

TCC Number	Compare/Capture Channels	Waveform Output	Resolution Size	Fault	Dithering	Pattern Generation	Output Matrix	Dead Time Insertion	Swap
0	4	8	24 bits	Y	Y	Υ	Υ	Y	Y
1	2	4	24 bits	Y	Y	Υ	N	N	N
2	2	2	16 bits	Y	N	N	N	N	N

Refer to "TCC – Timer/Counter for Control Applications" on page 628 for details.

11. DSU – Device Service Unit

11.1 Overview


The Device Service Unit (DSU) provides a means to detect debugger probes. This enables the ARM Debug Access Port (DAP) to have control over multiplexed debug pads and CPU reset. The DSU also provides system-level services to debug adapters in an ARM debug system. It implements a CoreSight Debug ROM that provides device identification as well as identification of other debug components in the system. Hence, it complies with the ARM Peripheral Identification specification. The DSU also provides system services to applications that need memory testing, as required for IEC60730 Class B compliance, for example. The DSU can be accessed simultaneously by a debugger and the CPU, as it is connected on the High-Speed Bus Matrix. For security reasons, some of the DSU features will be limited or unavailable when the device is protected by the NVMCTRL security bit (refer to "Security Bit" on page 346).

11.2 Features

- CPU reset extension
- Debugger probe detection (Cold- and Hot-Plugging)
- Chip-Erase command and status
- 32-bit cyclic redundancy check (CRC32) of any memory accessible through the bus matrix
- ARM[®] CoreSight[™] compliant device identification
- Two debug communications channels
- Debug access port security filter
- Onboard memory built-in self-test (MBIST)

11.3 Block Diagram

Figure 11-1. DSU Bock Diagram





11.4 Signal Description

Signal Name	Type	Description
RESET	Digital Input	External reset
SWCLK	Digital Input	SW clock
SWDIO	Digital I/O	SW bidirectional data pin

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral.

11.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

11.5.1 I/O Lines

The SWCLK pin is by default assigned to the DSU module to allow debugger probe detection and the condition to stretch the CPU reset phase. For more information, refer to "Debugger Probe Detection" on page 40. The Hot-Plugging feature depends on the PORT configuration. If the SWCLK pin function is changed in the PORT or if the PORT_MUX is disabled, the Hot-Plugging feature is disabled until a power-reset or an external reset.

11.5.2 Power Management

The DSU will continue to operate in any sleep mode where the selected source clock is running.

Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

11.5.3 Clocks

The DSU bus clocks (CLK_DSU_APB and CLK_DSU_AHB) can be enabled and disabled in the Power Manager. For more information on the CLK_DSU_APB and CLK_DSU_AHB clock masks, refer to "PM – Power Manager" on page 102.

11.5.4 DMA

Not applicable.

11.5.5 Interrupts

Not applicable.

11.5.6 Events

Not applicable.

11.5.7 Register Access Protection

All registers with write access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Debug Communication Channel 0 register (DCC0)
- Debug Communication Channel 1 register (DCC1)

Write-protection is denoted by the Write-Protection property in the register description.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.



11.5.8 Analog Connections

Not applicable.

11.6 Debug Operation

11.6.1 Principle of Operation

The DSU provides basic services to allow on-chip debug using the ARM Debug Access Port and the ARM processor debug resources:


- CPU reset extension
- Debugger probe detection

For more details on the ARM debug components, refer to the ARM Debug Interface v5Architecture Specification.

11.6.2 CPU Reset Extension

"CPU reset extension" refers to the extension of the reset phase of the CPU core after the external reset is released. This ensures that the CPU is not executing code at startup while a debugger connects to the system. It is detected on a RESET release event when SWCLK is low. At startup, SWCLK is internally pulled up to avoid false detection of a debugger if SWCLK is left unconnected. When the CPU is held in the reset extension phase, the CPU Reset Extension bit (CRSTEXT) of the Status A register (STATUSA.CRSTEXT) is set. To release the CPU, write a one to STATUSA.CRSTEXT. STATUSA.CRSTEXT will then be set to zero. Writing a zero to STATUSA.CRSTEXT has no effect. For security reasons, it is not possible to release the CPU reset extension when the device is protected by the NVMCTRL security bit (refer to "Security Bit" on page 346). Trying to do so sets the Protection Error bit (PERR) of the Status A register (STATUSA.PERR).

Figure 11-2. Typical CPU Reset Extension Set and Clear Timing Diagram



11.6.3 Debugger Probe Detection

11.6.3.1 Cold-Plugging

Cold-Plugging is the detection of a debugger when the system is in reset. Cold-Plugging is detected when the CPU reset extension is requested, as described above.

11.6.3.2 Hot-Plugging

Hot-Plugging is the detection of a debugger probe when the system is not in reset. Hot-Plugging is not possible under reset because the detector is reset when POR or RESET are asserted. Hot-Plugging is active when a SWCLK falling edge is detected. The SWCLK pad is multiplexed with other functions and the user must ensure that its default function is assigned to the debug system. If the SWCLK function is changed, the Hot-Plugging feature is disabled until a power-



reset or external reset occurs. Availability of the Hot-Plugging feature can be read from the Hot-Plugging Enable bit of the Status B register (STATUSB.HPE).

Figure 11-3. Hot-Plugging Detection Timing Diagram



The presence of a debugger probe is detected when either Hot-Plugging or Cold-Plugging is detected. Once detected, the Debugger Present bit of the Status B register (STATUSB.DBGPRES) is set. For security reasons, Hot-Plugging is not available when the device is protected by the NVMCTRL security bit (refer to "Security Bit" on page 346).

This detection requires that pads are correctly powered. Thus, at cold startup, this detection cannot be done until POR is released. If the device is protected, Cold-Plugging is the only way to detect a debugger probe, and so the external reset timing must be longer than the POR timing. If external reset is deasserted before POR release, the user must retry the procedure above until it gets connected to the device.

11.7 Chip-Erase

Chip-Erase consists of removing all sensitive information stored in the chip and clearing the NVMCTRL security bit (refer to "Security Bit" on page 346). Hence, all volatile memories and the flash array (including the EEPROM emulation area) will be erased. The flash auxiliary rows, including the user row, will not be erased. When the device is protected, the debugger must reset the device in order to be detected. This ensures that internal registers are reset after the protected state is removed. The Chip-Erase operation is triggered by writing a one to the Chip-Erase bit in the Control register (CTRL.CE). This command will be discarded if the DSU is protected by the Peripheral Access Controller (PAC). Once issued, the module clears volatile memories prior to erasing the flash array. To ensure that the Chip-Erase operation is completed, check the Done bit of the Status A register (STATUSA.DONE). The Chip-Erase operation depends on clocks and power management features that can be altered by the CPU. For that reason, it is recommended to issue a Chip-Erase after a Cold-Plugging procedure to ensure that the device is in a known and safe state.

The recommended sequence is as follows:

- 1. Issue the Cold-Plugging procedure (refer to "Cold-Plugging" on page 40). The device then:
 - 1. Detects the debugger probe
 - 2. Holds the CPU in reset
- 2. Issue the Chip-Erase command by writing a one to CTRL.CE. The device then:
 - 1. Clears the system volatile memories
 - 2. Erases the whole flash array (including the EEPROM emulation area, not including auxiliary rows)
 - 3. Erases the lock row, removing the NVMCTRL security bit protection
- 3. Check for completion by polling STATUSA.DONE (read as one when completed).
- 4. Reset the device to let the NVMCTRL update fuses.

11.8 Programming

Programming of the flash or RAM memories is available when the device is not protected by the NVMCTRL security bit (refer to "Security Bit" on page 346).



- At power up, RESET is driven low by a debugger. The on-chip regulator holds the system in a POR state until the
 input supply is above the POR threshold (refer to "Power-On Reset (POR) Characteristics" on page 910). The system continues to be held in this static state until the internally regulated supplies have reached a safe operating
 state.
- 2. The PM starts, clocks are switched to the slow clock (Core Clock, System Clock, Flash Clock and any Bus Clocks that do not have clock gate control). Internal resets are maintained due to the external reset.
- 3. The debugger maintains a low level on SWCLK. Releasing RESET results in a debugger Cold-Plugging procedure.
- 4. The debugger generates a clock signal on the SWCLK pin, the Debug Access Port (DAP) receives a clock.
- The CPU remains in reset due to the Cold-Plugging procedure; meanwhile, the rest of the system is released.
- 6. A Chip-Erase is issued to ensure that the flash is fully erased prior to programming.
- 7. Programming is available through the AHB-AP.
- 8. After operation is completed, the chip can be restarted either by asserting RESET, toggling power or writing a one to the Status A register CPU Reset Phase Extension bit (STATUSA.CRSTEXT). Make sure that the SWCLK pin is high when releasing RESET to prevent extending the CPU reset.

11.9 Intellectual Property Protection

Intellectual property protection consists of restricting access to internal memories from external tools when the device is protected, and is accomplished by setting the NVMCTRL security bit (refer to "Security Bit" on page 346). This protected state can be removed by issuing a Chip-Erase (refer to "Chip-Erase" on page 41). When the device is protected, read/write accesses using the AHB-AP are limited to the DSU address range and DSU commands are restricted.

The DSU implements a security filter that monitors the AHB transactions generated by the ARM AHB-AP inside the DAP. If the device is protected, then AHB-AP read/write accesses outside the DSU external address range are discarded, causing an error response that sets the ARM AHB-AP sticky error bits (refer to the ARM Debug Interface v5 Architecture Specification on http://www.arm.com).

The DSU is intended to be accessed either:

- Internally from the CPU, without any limitation, even when the device is protected
- Externally from a debug adapter, with some restrictions when the device is protected

For security reasons, DSU features have limitations when used from a debug adapter. To differentiate external accesses from internal ones, the first 0x100 bytes of the DSU register map have been replicated at offset 0x100:


- The first 0x100 bytes form the internal address range
- The next 0x100 bytes form the external address range

When the device is protected, the DAP can only issue MEM-AP accesses in the DSU address range limited to the 0x100-0x2000 offset range.

The DSU operating registers are located in the 0x00-0xFF area and remapped in 0x100-0x1FF to differentiate accesses coming from a debugger and the CPU. If the device is protected and an access is issued in the region 0x100-0x1FF, it is subject to security restrictions. For more information, refer to Table 11-1.



Figure 11-4. APB Memory Mapping



Some features not activated by APB transactions are not available when the device is protected:

Table 11-1. Feature Availability Under Protection

Features	Availability When the Device is Protected
CPU reset extension	Yes
Debugger Cold-Plugging	Yes
Debugger Hot-Plugging	No

11.10 Device Identification

Device identification relies on the ARM CoreSight component identification scheme, which allows the chip to be identified as an ATMEL device implementing a DSU. The DSU contains identification registers to differentiate the device.

11.10.1 CoreSight Identification

A system-level ARM CoreSight ROM table is present in the device to identify the vendor and the chip identification method. Its address is provided in the MEM-AP BASE register inside the ARM Debug Access Port. The CoreSight ROM implements a 64-bit conceptual ID composed as follows from the PID0 to PID7 CoreSight ROM Table registers:

Figure 11-5. Conceptual 64-Bit Peripheral ID






Table 11-2. Conceptual 64-Bit Peripheral ID Bit Descriptions

Field	Size	Description	Location
JEP-106 CC code	4	Atmel continuation code: 0x0	PID4
JEP-106 ID code	7	Atmel device ID: 0x1F	PID1+PID2
4KB count	4	Indicates that the CoreSight component is a ROM: 0x0	PID4
RevAnd	4	Not used; read as 0	PID3
CUSMOD	4	Not used; read as 0	PID3
PARTNUM	12	Contains 0xCD0 to indicate that DSU is present	PID0+PID1
REVISION	4	DSU revision (starts at 0x0 and increments by 1 at both major and minor revisions). Identifies DSU identification method variants. If 0x0, this indicates that device identification can be completed by reading the Device Identification register (DID)	PID3

For more information, refer to the ARM Debug Interface Version 5 Architecture Specification.

11.10.2 DSU Chip Identification Method:

The DSU DID register identifies the device by implementing the following information:

- Processor identification
- Product family identification
- Product series identification
- Device select

11.11 Functional Description

11.11.1 Principle of Operation

The DSU provides memory services such as CRC32 or MBIST that require almost the same interface. Hence, the Address, Length and Data registers are shared. They must be configured first; then a command can be issued by writing the Control register. When a command is ongoing, other commands are discarded until the current operation is completed. Hence, the user must wait for the STATUSA.DONE bit to be set prior to issuing another one.

11.11.2 Basic Operation

11.11.2.1 Initialization

The module is enabled by enabling its clocks. For more details, refer to "Clocks" on page 39. The DSU registers can be write-protected. Refer to "PAC – Peripheral Access Controller" on page 28.

11.11.2.2 Operation from a debug adapter

Debug adapters should access the DSU registers in the external address range 0x100 – 0x2000. If the device is protected by the NVMCTRL security bit (refer to "Security Bit" on page 346), accessing the first 0x100 bytes causes the system to return an error (refer to "Intellectual Property Protection" on page 42).

11.11.2.3 Operation from the CPU

There are no restrictions when accessing DSU registers from the CPU. However, the user should access DSU registers in the internal address range (0x0 - 0x100) to avoid external security restrictions (refer to "Intellectual Property Protection" on page 42).



11.11.3 32-bit Cyclic Redundancy Check (CRC32)

The DSU unit provides support for calculating a cyclic redundancy check (CRC32) value for a memory area (including flash and AHB RAM).

When the CRC32 command is issued from:

- The internal range, the CRC32 can be operated at any memory location
- The external range, the CRC32 operation is restricted: DATA, ADDR and LENGTH values are forced (see below)

Table 11-3. AMOD Bit Descriptions when Operating CRC32

AMOD[1:0]	Short Name	External Range Restrictions
0	ARRAY	CRC32 is restricted to the full flash array area (EEPROM emulation area not included) DATA forced to 0xFFFFFFF before calculation (no seed)
1	EEPROM	CRC32 of the whole EEPROM emulation area DATA forced to 0xFFFFFFF before calculation (no seed)
2-3	Reserved	

The algorithm employed is the industry standard CRC32 algorithm using the generator polynomial 0xEDB88320 (reversed representation).

11.11.3.1 Starting CRC32 Calculation

CRC32 calculation for a memory range is started after writing the start address into the Address register (ADDR) and the size of the memory range into the Length register (LENGTH). Both must be word-aligned.

The initial value used for the CRC32 calculation must be written to the Data register. This value will usually be 0xFFFFFFF, but can be, for example, the result of a previous CRC32 calculation if generating a common CRC32 of separate memory blocks.

Once completed, the calculated CRC32 value can be read out of the Data register. The read value must be complemented to match standard CRC32 implementations or kept non-inverted if used as starting point for subsequent CRC32 calculations.

If the device is in protected state by the NVMCTRL security bit (refer to "Security Bit" on page 346), it is only possible to calculate the CRC32 of the whole flash array. In most cases, this area will be the entire onboard non-volatile memory. The Address, Length and Data registers will be forced to predefined values once the CRC32 operation is started, and values written by the user are ignored. This allows the user to verify the contents of a protected device.

The actual test is started by writing a one in the 32-bit Cyclic Redundancy Check bit of the Control register (CTRL.CRC). A running CRC32 operation can be canceled by resetting the module (writing a one to CTRL.SWRST).

11.11.3.2 Interpreting the Results

The user should monitor the Status A register. When the operation is completed, STATUSA.DONE is set. Then the Bus Error bit of the Status A register (STATUSA.BERR) must be read to ensure that no bus error occurred.

11.11.4 Debug Communication Channels

The Debug Communication Channels (DCCO and DCC1) consist of a pair of registers with associated handshake logic, accessible by both CPU and debugger even if the device is protected by the NVMCTRL security bit (refer to "Security Bit" on page 346). The registers can be used to exchange data between the CPU and the debugger, during run time as well as in debug mode. This enables the user to build a custom debug protocol using only these registers. The DCC0 and DCC1 registers are accessible when the protected state is active. When the device is protected, however, it is not possible to connect a debugger while the CPU is running (STATUSA.CRSTEXT is not writable and the CPU is held under reset). Dirty bits in the status registers indicate whether a new value has been written in DCC0 or DCC1. These bits,DCC0D and DCC1D, are located in the STATUSB registers. They are automatically set on write and cleared on



read. The DCC0 and DCC1 registers are shared with the onboard memory testing logic (MBIST). Accordingly, DCC0 and DCC1 must not be used while performing MBIST operations.

11.11.5 Testing of Onboard Memories (MBIST)

The DSU implements a feature for automatic testing of memory also known as MBIST. This is primarily intended for production test of onboard memories. MBIST cannot be operated from the external address range when the device is protected by the NVMCTRL security bit (refer to "Security Bit" on page 346). If a MBIST command is issued when the device is protected, a protection error is reported in the Protection Error bit in the Status A register (STATUSA.PERR).

1. Algorithm

The algorithm used for testing is a type of March algorithm called "March LR". This algorithm is able to detect a wide range of memory defects, while still keeping a linear run time. The algorithm is:

- 1. Write entire memory to 0, in any order.
- 2. Bit for bit read 0, write 1, in descending order.
- 3. Bit for bit read 1, write 0, read 0, write 1, in ascending order.
- 4. Bit for bit read 1, write 0, in ascending order.
- 5. Bit for bit read 0, write 1, read 1, write 0, in ascending order.
- 6. Read 0 from entire memory, in ascending order.

The specific implementation used has a run time of O(14n) where n is the number of bits in the RAM. The detected faults are:

- Address decoder faults
- Stuck-at faults
- Transition faults
- Coupling faults
- Linked Coupling faults
- Stuck-open faults

2. Starting MBIST

To test a memory, you need to write the start address of the memory to the ADDR.ADDR bit group, and the size of the memory into the Length register. See "Physical Memory Map" on page 19 to know which memories are available, and which address they are at.

For best test coverage, an entire physical memory block should be tested at once. It is possible to test only a subset of a memory, but the test coverage will then be somewhat lower.

The actual test is started by writing a one to CTRL.MBIST. A running MBIST operation can be canceled by writing a one to CTRL.SWRST.

3. Interpreting the Results

The tester should monitor the STATUSA register. When the operation is completed, STATUSA.DONE is set. There are three different modes:

ADDR.AMOD=0: exit-on-error (default)

In this mode, the algorithm terminates either when a fault is detected or on successful completion. In both cases, STATUSA.DONE is set. If an error was detected, STATUSA.FAIL will be set. User then can read the DATA and ADDR registers to locate the fault. Refer to "Locating Errors" on page 46.

ADDR.AMOD=1: pause-on-error

In this mode, the MBIST algorithm is paused when an error is detected. In such a situation, only STATUSA.FAIL is asserted. The state machine waits for user to clear STATUSA.FAIL by writing a one in STATUSA.FAIL to resume. Prior to resuming, user can read the DATA and ADDR registers to locate the fault. Refer to "Locating Errors" on page 46.


4. Locating Errors

If the test stops with STATUSA.FAIL set, one or more bits failed the test. The test stops at the first detected error. The position of the failing bit can be found by reading the following registers:



- ADDR: Address of the word containing the failing bit.
- DATA: contains data to identify which bit failed, and during which phase of the test it failed. The DATA register will in this case contains the following bit groups:

Table 11-4. DATA bits Description When MBIST Operation Returns An Error



- bit_index: contains the bit number of the failing bit
- phase: indicates which phase of the test failed and the cause of the error. See Table 11-5 on page 47.

Table 11-5. MBIST Operation Phases

Phase	Test Actions
0	Write all bits to zero. This phase cannot fail.
1	Read 0, write 1, increment address
2	Read 1, write 0
3	Read 0, write 1, decrement address
4	Read 1, write 0, decrement address
5	Read 0, write 1
6	Read 1, write 0, decrement address
7	Read all zeros. bit_index is not used

11.11.6 System Services Availability When Accessed Externally

External access: Access performed in the DSU address offset 0x200-0x1FFF range.

Internal access: Access performed in the DSU address offset 0x0-0x100 range.



Table 11-6. Available Features When Operated From The External Address Range

Features	Availability From The External Address Range
Chip-Erase command and status	Yes
CRC32	Yes, only full array or full EEPROM
CoreSight Compliant Device identification	Yes
Debug communication channels	Yes
Testing of onboard memories (MBIST)	Yes
STATUSA.CRSTEXT clearing	No (STATUSA.PERR is set when attempting to do so)



11.12 Register Summary

Table 11-7. Register Summary

		Bit								
Offset	Name	Pos.								
0x0000	CTRL	7:0				CE	MBIST	CRC		SWRST
0x0001	STATUSA	7:0				PERR	FAIL	BERR	CRSTEXT	DONE
0x0002	STATUSB	7:0				HPE	DCCD1	DCCD0	DBGPRES	PROT
0x0003	Reserved									
0x0004		7:0			ADDF	R[5:0]				
0x0005	ADDR	15:8				ADDI	R[13:6]			
0x0006	ADDIX	23:16				ADDF	R[21:14]			
0x0007		31:24				ADDF	R[29:22]			
0x0008		7:0			LENG	TH[5:0]				
0x0009	LENGTH	15:8				LENG	TH[13:6]			
0x000A	22.101.1	23:16				LENGT	H[21:14]			
0x000B		31:24				LENGT	H[29:22]			
0x000C		7:0				DAT	A[7:0]			
0x000D	DATA	15:8					A[15:8]			
0x000E		23:16					[23:16]			
0x000F		31:24					[31:24]			
0x0010		7:0					A[7:0]			
0x0011	DCC0	15:8					A[15:8]			
0x0012		23:16					[23:16]			
0x0013		31:24					[31:24]			
0x0014 0x0015		7:0 15:8					A[7:0] A[15:8]			
0x0015	DCC1	23:16					.[23:16]			
0x0017		31:24					.[31:24]			
0x0017		7:0					EL[7:0]			
0x0019		15:8		DIE	E[3:0]			REVIS	ION[3:0]	
0x001A	DID	23:16	FAMILY				SERII	ES[5:0]		
0x001B		31:24		PROCES	SSOR[3:0]				LY[4:1]	
0x001C					- 1					
	Reserved									
0x00FF					F ()					
0x0100					Replicates the 0x	address range: 00:0xFF address	s range,			
 0x01FF					resources but with	security restrict	tions when the de			
			This address ran	ge is the only on	e accessible exter	nally (using the	ARM DAP) when	the device is pro	tected.	
0x0200	Reserved									
0x0FFF										
0x1000		7:0							FMT	EPRES
0x1001	ENTEVO	15:8		ADDO	DFF[3:0]					
0x1002	ENTRY0	23:16				ADDO	FF[11:4]			
0x1003		31:24				ADDOF	F[19:12]			



Offset	Name	Bit Pos.									
0x1004		7:0						FMT	EPRES		
0x1005	ENTD\/4	15:8	ADDOF	F[3:0]	I						
0x1006	ENTRY1	23:16			ADDOF	FF[11:4]					
0x1007		31:24			ADDOF	F[19:12]					
0x1008		7:0			END	[7:0]					
0x1009	END	15:8		END[15:8]							
0x100A	LND	23:16			END[23:16]					
0x100B		31:24			END[31:24]					
0x100C	Danamad										
0x1FCB	Reserved										
0x1FCC		7:0							SMEMP		
0x1FCD		15:8									
0x1FCE	MEMTYPE	23:16									
0x1FCF		31:24									
0x1FD0		7:0	FKBC	:[3:0]			JEPC	C[3:0]			
0x1FD1		15:8		[]							
0x1FD2	PID4	23:16									
0x1FD3		31:24									
0x1FD4		01.21									
	Reserved										
0x1FDF											
0x1FE0		7:0			PARTN	BL[7:0]					
0x1FE1	PID0	15:8									
0x1FE2		23:16									
0x1FE3		31:24									
0x1FE4		7:0	JEPIDO	CL[3:0]	I		PARTN	IBH[3:0]			
0x1FE5	PID1	15:8									
0x1FE6	5.	23:16									
0x1FE7		31:24									
0x1FE8		7:0	REVISIO	ON[3:0]		JEPU		JEPIDCH[2:0]			
0x1FE9	PID2	15:8									
0x1FEA	1102	23:16									
0x1FEB		31:24									
0x1FEC		7:0	REVAN	ID[3:0]			CUSM	OD[3:0]			
0x1FED	PID3	15:8									
0x1FEE	רוחט	23:16									
0x1FEF		31:24									
0x1FF0		7:0			PREAMB	LEB0[7:0]					
0x1FF1	CIDO	15:8									
0x1FF2	CID0	23:16									
0x1FF3		31:24									
UX IFF3		31:24									



Offset	Name	Bit Pos.							
0x1FF4		7:0	CCLA	.SS[3:0]		PREAMBLE[3:0]			
0x1FF5	OID4	15:8							
0x1FF6	CID1	23:16							
0x1FF7		31:24							
0x1FF8		7:0			PREAMB	LEB2[7:0]	ı		
0x1FF9	CID2	15:8							
0x1FFA	CID2	23:16							
0x1FFB		31:24							
0x1FFC		7:0	'		PREAMB	LEB3[7:0]			
0x1FFD	CIDa	15:8							
0x1FFE	CID3	23:16							
0x1FFF		31:24							



11.13 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 39 for details.



11.13.1 Control

 Name:
 CTRL

 Offset:
 0x0000

 Reset:
 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
				CE	MBIST	CRC		SWRST	
Access	R	R	R	W	W	W	R	W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – CE: Chip Erase

Writing a zero to this bit has no effect.

Writing a one to this bit starts the Chip-Erase operation.

• Bit 3 – MBIST: Memory Built-In Self-Test

Writing a zero to this bit has no effect.

Writing a one to this bit starts the memory BIST algorithm.

Bit 2 – CRC: 32-bit Cyclic Redundancy Check

Writing a zero to this bit has no effect.

Writing a one to this bit starts the cyclic redundancy check algorithm.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bit 0 - SWRST: Software Reset

Writing a zero to this bit has no effect.

Writing a one to this bit resets the module.



11.13.2 Status A

Name: STATUSA
Offset: 0x0001
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
				PERR	FAIL	BERR	CRSTEXT	DONE
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 4 – PERR: Protection Error

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Protection Error bit.

This bit is set when a command that is not allowed in protected state is issued.

Bit 3 – FAIL: Failure

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Failure bit.

This bit is set when a DSU operation failure is detected.

• Bit 2 – BERR: Bus Error

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Bus Error bit.

This bit is set when a bus error is detected.

• Bit 1 – CRSTEXT: CPU Reset Phase Extension

Writing a zero to this bit has no effect.

Writing a one to this bit clears the CPU Reset Phase Extension bit.

This bit is set when a debug adapter Cold-Plugging is detected, which extends the CPU reset phase.

Bit 0 – DONE: Done

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Done bit.

This bit is set when a DSU operation is completed.



11.13.3 Status B

Name: STATUSB
Offset: 0x0002
Reset: 0x1X

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
				HPE	DCCD1	DCCD0	DBGPRES	PROT
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	1	0	0	Χ	Χ

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – HPE: Hot-Plugging Enable

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

This bit is set when Hot-Plugging is enabled.

This bit is cleared when Hot-Plugging is disabled. This is the case when the SWCLK function is changed. Only a power-reset or a external reset can set it again.

Bits 3:2 – DCCDx [x=1..0]: Debug Communication Channel x Dirty

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

This bit is set when DCCx is written.

This bit is cleared when DCCx is read.

• Bit 1 – DBGPRES: Debugger Present

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

This bit is set when a debugger probe is detected.

This bit is never cleared.

Bit 0 – PROT: Protected

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

This bit is set at powerup when the device is protected.

This bit is never cleared.



11.13.4 Address

Name: ADDR
Offset: 0x0004

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24		
				ADDR	[29:22]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
	ADDR[21:14]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				ADDF	R[13:6]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
	ADDR[5:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R		
Reset	0	0	0	0	0	0	0	0		

Bits 31:2 – ADDR[29:0]: Address

Initial word start address needed for memory operations.

• Bits 1:0 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



11.13.5 Length

Name: LENGTH
Offset: 0x0008

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24			
				LENGTI	H[29:22]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	23	22	21	20	19	18	17	16			
		LENGTH[21:14]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8			
				LENGT	H[13:6]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
	LENGTH[5:0]										
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R			
Reset	0	0	0	0	0	0	0	0			

• Bits 31:2 - LENGTH[29:0]: Length

Length in words needed for memory operations.

• Bits 1:0 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



11.13.6 Data

 Name:
 DATA

 Offset:
 0x000C

 Reset:
 0x00000000

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24	
				DATA	[31:24]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				DATA	[23:16]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				DATA	[15:8]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	DATA[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bits 31:0 – DATA[31:0]: Data

Memory operation initial value or result value.



11.13.7 Debug Communication Channel n

Name: DCCn

Offset: 0x0010+n*0x4 [n=0..1]

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
				DATA	[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DATA	[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				DATA	[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DATA	A [7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

[•] Bits 31:0 – DATA[31:0]: Data Data register.



11.13.8 Device Identification

The information in this register is related to the ordering code. Refer to the "Ordering Information" on page 5 for details.

Name: DID **Offset:** 0x0018

Reset: -

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24
		PROCES	SOR[3:0]			FAMIL	Y[4:1]	
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
ЫK	FAMILY		21	20		:S[5:0]		10
	PAIVILT				SERIE	:3[3.0]		
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
		DIE	[3:0]			REVISION	ON[3:0]	
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DEVSE	L[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – PROCESSOR[3:0]: Processor

The value of this field defines the processor used on the device. For this device, the value of this field is 0x1, corresponding to the ARM Cortex-M0+ processor.

Bits 27:23 – FAMILY[4:0]: Product Family

The value of this field corresponds to the Product Family part of the ordering code. For this device, the value of this field is 0x0, corresponding to the SAM D family of base line microcontrollers.

Bit 22 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 21:16 - SERIES[5:0]: Product Series

The value of this field corresponds to the Product Series part of the ordering code. For this device, the value of this field is 0x00, corresponding to a product with the Cortex-M0+ processor and a basic feature set.

Bits 15:12 – DIE[3:0]: Die Identification

Identifies the die in the family.



- Bits 11:8 REVISION[3:0]: Revision Identifies the die revision number.
- Bits 7:0 DEVSEL[7:0]: Device Select DEVSEL is used to identify a device within a product family and product series. The value corresponds to the Flash memory density, pin count and device variant parts of the ordering code. Refer to "Ordering Information" on page 5 for details.



11.13.9 Coresight ROM Table Entry n

Name: ENTRYn

Offset: 0x1000+n*0x4 [n=0..1]

Reset: 0xXXXXX00X

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24
				ADDOF	F[19:12]			
Access	R	R	R	R	R	R	R	R
Reset	Χ	Χ	X	X	X	Χ	X	X
Bit	23	22	21	20	19	18	17	16
				ADDOF	FF[11:4]			
Access	R	R	R	R	R	R	R	R
Reset	Χ	Χ	X	X	X	Χ	X	X
Bit	15	14	13	12	11	10	9	8
		ADDO	FF[3:0]					
Access	R	R	R	R	R	R	R	R
Reset	Χ	Χ	Χ	X	0	0	0	0
Bit	7	6	5	4	3	2	1	0
							FMT	EPRES
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	1	Χ

Bits 31:12 – ADDOFF[19:0]: Address Offset

The base address of the component, relative to the base address of this ROM table.

Bits 11:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 1 – FMT: Format

Always read as one, indicates a 32-bit ROM table.

• Bit 0 - EPRES: Entry Present

This bit indicates whether an entry is present at this location in the ROM table.

This bit is set at powerup if the device is not protected indicating that the entry is not present.

This bit is cleared at powerup if the device is not protected indicating that the entry is present.



11.13.10Coresight ROM Table End

Name: END Offset: 0x1008

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24	
				END[3	31:24]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				END[2	23:16]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				END	[15:8]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	END[7:0]								
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 - END[31:0]: End Marker

Indicates the end of the CoreSight ROM table entries.



11.13.11Coresight ROM Table Memory Type

 Name:
 MEMTYPE

 Offset:
 0x1FCC

 Reset:
 0x0000000X

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
								SMEMP
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	X

• Bits 31:1 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 0 – SMEMP: System Memory Present

This bit indicates whether system memory is present on the bus that connects to the ROM table.

This bit is set at powerup if the device is not protected indicating that the system memory is accessible from a debug adapter.

This bit is cleared at powerup if the device is protected indicating that the system memory is not accessible from a debug adapter.



11.13.12Peripheral Identification 4

 Name:
 PID4

 Offset:
 0x1FD0

 Reset:
 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		FKBC	C[3:0]			JEPC	C[3:0]	
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 7:4 – FKBC[3:0]: 4KB Count

These bits will always return zero when read, indicating that this debug component occupies one 4KB block.

• Bits 3:0 – JEPCC[3:0]: JEP-106 Continuation Code

These bits will always return zero when read, indicating a Atmel device.



11.13.13Peripheral Identification 0

Name: PID0 Offset: 0x1FE0

Reset: 0x000000D0

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				PARTN	BL[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	1	1	0	1	0	0	0	0

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:0 – PARTNBL[7:0]: Part Number Low

These bits will always return 0xD0 when read, indicating that this device implements a DSU module instance.



11.13.14Peripheral Identification 1

Name: PID1
Offset: 0x1FE4

Reset: 0x000000FC

Property:

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		JEPID	CL[3:0]			PARTN	BH[3:0]	
Access	R	R	R	R	R	R	R	R
Reset	1	1	1	1	1	1	0	0

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 7:4 – JEPIDCL[3:0]: Low part of the JEP-106 Identity Code

These bits will always return 0xF when read, indicating a Atmel device (Atmel JEP-106 identity code is 0x1F).

Bits 3:0 – PARTNBH[3:0]: Part Number High

These bits will always return 0xC when read, indicating that this device implements a DSU module instance.



11.13.15Peripheral Identification 2

Name: PID2
Offset: 0x1FE8

Reset: 0x00000009

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		REVISI	ON[3:0]		JEPU		JEPIDCH[2:0]	
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	1	0	0	1

Bits 31:8 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 7:4 - REVISION[3:0]: Revision Number

Revision of the peripheral. Starts at 0x0 and increments by one at both major and minor revisions.

• Bit 3 – JEPU: JEP-106 Identity Code is used

This bit will always return one when read, indicating that JEP-106 code is used.

• Bits 2:0 – JEPIDCH[2:0]: JEP-106 Identity Code High

These bits will always return 0x1 when read, indicating an Atmel device (Atmel JEP-106 identity code is 0x1F).



11.13.16Peripheral Identification 3

 Name:
 PID3

 Offset:
 0x1FEC

 Reset:
 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	REVAND[3:0]				CUSMOD[3:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 7:4 - REVAND[3:0]: Revision Number

These bits will always return 0x0 when read.

Bits 3:0 – CUSMOD[3:0]: ARM CUSMOD

These bits will always return 0x0 when read.



11.13.17Component Identification 0

Name: CID0
Offset: 0x1FF0

Reset: 0x0000000D

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	PREAMBLEB0[7:0]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	1	1	0	1

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:0 – PREAMBLEB0[7:0]: Preamble Byte 0

These bits will always return 0xD when read.



11.13.18Component Identification 1

Name: CID1
Offset: 0x1FF4

Reset: 0x00000010

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CCLASS[3:0]				PREAMBLE[3:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	1	0	0	0	0

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:4 – CCLASS[3:0]: Component Class

These bits will always return 0x1 when read indicating that this ARM CoreSight component is ROM table (refer to the ARM Debug Interface v5 Architecture Specification at http://www.arm.com).

Bits 3:0 – PREAMBLE[3:0]: Preamble

These bits will always return 0x0 when read.



11.13.19Component Identification 2

 Name:
 CID2

 Offset:
 0x1FF8

 Reset:
 0x00000005

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				PREAMB	LEB2[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	1	0	1

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 7:0 - PREAMBLEB2[7:0]: Preamble Byte 2

These bits will always return 0x05 when read.



11.13.20Component Identification 3

 Name:
 CID3

 Offset:
 0x1FFC

 Reset:
 0x000000B1

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				PREAMB	LEB3[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	1	0	1	1	0	0	0	1

• Bits 31:8 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:0 – PREAMBLEB3[7:0]: Preamble Byte 3


These bits will always return 0xB1 when read.

12. Clock System

This chapter only aims to summarize the clock distribution and terminology in the SAM D21 device. It will not explain every detail of its configuration. For in-depth documentation, see the referenced module chapters.

12.1 Clock Distribution

Figure 12-1. Clock distribution



The clock system on the SAM D21 consists of:

- Clock sources, controlled by SYSCTRL
 - A Clock source is the base clock signal used in the system. Example clock sources are the internal 8MHz oscillator (OSC8M), External crystal oscillator (XOSC) and the Digital frequency locked loop (DFLL48M).
- Generic Clock Controller (GCLK) which controls the clock distribution system, made up of:
 - Generic Clock generators: A programmable prescaler, that can use any of the system clock sources as its source clock. The Generic Clock Generator 0, also called GCLKMAIN, is the clock feeding the Power Manager used to generate synchronous clocks.
 - **Generic Clocks**: Typically the clock input of a peripheral on the system. The generic clocks, through the Generic Clock Multiplexer, can use any of the Generic Clock generators as its clock source. Multiple instances of a peripheral will typically have a separate generic clock for each instance. The DFLL48M clock input (when multiplying another clock source) is generic clock 0.


Power Manager (PM)

• The PM controls synchronous clocks on the system. This includes the CPU, bus clocks (APB, AHB) as well as the synchronous (to the CPU) user interfaces of the peripherals. It contains clock masks that can turn on/off the user interface of a peripheral as well as prescalers for the CPU and bus clocks.

Figure 12-2 shows an example where SERCOM0 is clocked by the DFLL48M in open loop mode. The DFLL48M is enabled, the Generic Clock Generator 1 uses the DFLL48M as its clock source, and the generic clock 20, also called GCLK_SERCOM0_CORE, that is connected to SERCOM0 uses generator 1 as its source. The SERCOM0 interface, clocked by CLK_SERCOM0_APB, has been unmasked in the APBC Mask register in the PM.



Figure 12-2. Example of SERCOM clock



12.2 Synchronous and Asynchronous Clocks

As the CPU and the peripherals can be clocked from different clock sources, possibly with widely different clock speeds, some peripheral accesses by the CPU needs to be synchronized between the different clock domains. In these cases the peripheral includes a SYNCBUSY status flag that can be used to check if a sync operation is in progress. As the nature of the synchronization might vary between different peripherals, detailed description for each peripheral can be found in the sub-chapter "synchronization" for each peripheral where this is necessary.

In the datasheet references to synchronous clocks are referring to the CPU and bus clocks, while asynchronous clocks are clock generated by generic clocks.

12.3 Register Synchronization


12.3.1 Overview

All peripherals are composed of one digital bus interface, which is connected to the APB or AHB bus and clocked using a corresponding synchronous clock, and one core clock, which is clocked using a generic clock. Access between these clock domains must be synchronized. As this mechanism is implemented in hardware the synchronization process takes place even if the different clocks domains are clocked from the same source and on the same frequency. All registers in the bus interface are accessible without synchronization. All core registers in the generic clock domain must be synchronized when written. Some core registers must be synchronized when read. Registers that need synchronization has this denoted in each individual register description. Two properties are used: write-synchronization and read-synchronization.

A common synchronizer is used for all registers in one peripheral, as shown in Figure 12-3. Therefore, only one register per peripheral can be synchronized at a time.



Figure 12-3. Synchronization



12.3.2 Write-Synchronization

The write-synchronization is triggered by a write to any generic clock core register. The Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set when the write-synchronization starts and cleared when the write-synchronization is complete. Refer to "Synchronization Delay" on page 78 for details on the synchronization delay.

When the write-synchronization is ongoing (STATUS.SYNCBUSY is one), any of the following actions will cause the peripheral bus to stall until the synchronization is complete:

- Writing a generic clock core register
- Reading a read-synchronized core register
- Reading the register that is being written (and thus triggered the synchronization)

Core registers without read-synchronization will remain static once they have been written and synchronized, and can be read while the synchronization is ongoing without causing the peripheral bus to stall. APB registers can also be read while the synchronization is ongoing without causing the peripheral bus to stall.



12.3.3 Read-Synchronization

Reading a read-synchronized core register will cause the peripheral bus to stall immediately until the read-synchronization is complete. STATUS.SYNCBUSY will not be set. Refer to "Synchronization Delay" on page 78 for details on the synchronization delay. Note that reading a read-synchronized core register while STATUS.SYNCBUSY is one will cause the peripheral bus to stall twice; first because of the ongoing synchronization, and then again because reading a read-synchronized core register will cause the peripheral bus to stall immediately.

12.3.4 Completion of synchronization

The user can either poll STATUS.SYNCBUSY or use the Synchronisation Ready interrupt (if available) to check when the synchronization is complete. It is also possible to perform the next read/write operation and wait, as this next operation will be started once the previous write/read operation is synchronized and/or complete.

12.3.5 Read Request

The read request functionality is only available to peripherals that have the Read Request register (READREQ) implemented. Refer to the register description of individual peripheral chapters for details.

To avoid forcing the peripheral bus to stall when reading read-synchronized core registers, the read request mechanism can be used.

12.3.5.1 Basic Read Request

Writing a one to the Read Request bit in the Read Request register (READREQ.RREQ) will request readsynchronization of the register specified in the Address bits in READREQ (READREQ.ADDR) and set STATUS.SYNCBUSY. When read-synchronization is complete, STATUS.SYNCBUSY is cleared. The readsynchronized value is then available for reading without delay until READREQ.RREQ is written to one again.

The address to use is the offset to the peripheral's base address of the register that should be synchronized.

12.3.5.2 Continuous Read Request

Writing a one to the Read Continuously bit in READREQ (READREQ.RCONT) will force continuous readsynchronization of the register specified in READREQ.ADDR. The latest value is always available for reading without stalling the bus, as the synchronization mechanism is continuously synchronizing the given value.

SYNCBUSY is set for the first synchronization, but not for the subsequent synchronizations. If another synchronization is attempted, i.e. by executing a write-operation of a write-synchronized register, the read request will be stopped, and will have to be manually restarted.

Note that continuous read-synchronization is paused in sleep modes where the generic clock is not running. This means that a new read request is required if the value is needed immediately after exiting sleep.

12.3.6 Enable Write-Synchronization

Writing to the Enable bit in the Control register (CTRL.ENABLE) will also trigger write-synchronization and set STATUS.SYNCBUSY. CTRL.ENABLE will read its new value immediately after being written. The Synchronisation Ready interrupt (if available) cannot be used for Enable write-synchronization.

When the enable write-synchronization is ongoing (STATUS.SYNCBUSY is one), attempt to do any of the following will cause the peripheral bus to stall until the enable synchronization is complete:

- Writing a core register
- Writing an APB register
- Reading a read-synchronized core register

APB registers can be read while the enable write-synchronization is ongoing without causing the peripheral bus to stall.

12.3.7 Software Reset Write-Synchronization

Writing a one to the Software Reset bit in CTRL (CTRL.SWRST) will also trigger write-synchronization and set STATUS.SYNCBUSY. When writing a one to the CTRL.SWRST bit it will immediately read as one. CTRL.SWRST and



STATUS.SYNCBUSY will be cleared by hardware when the peripheral has been reset. Writing a zero to the CTRL.SWRST bit has no effect. The Synchronisation Ready interrupt (if available) cannot be used for Software Reset write-synchronization.

When the software reset is in progress (STATUS.SYNCBUSY and CTRL.SWRST are one), attempt to do any of the following will cause the peripheral bus to stall until the Software Reset synchronization and the reset is complete:

- Writing a core register
- Writing an APB register
- Reading a read-synchronized register

APB registers can be read while the software reset is being write-synchronized without causing the peripheral bus to stall.

12.3.8 Synchronization Delay

The synchronization will delay the write or read access duration by a delay D, given by the equation:

$$5 \cdot P_{GCLK} + 2 \cdot P_{APB} < D < 6 \cdot P_{GCLK} + 3 \cdot P_{APB}$$

Where P_{GCLK} is the period of the generic clock and P_{APB} is the period of the peripheral bus clock. A normal peripheral bus register access duration is $2 \cdot P_{APB}$.


12.4 Enabling a Peripheral

To enable a peripheral clocked by a generic clock, the following parts of the system needs to be configured:

- A running clock source.
- A clock from the Generic Clock Generator must be configured to use one of the running clock sources, and the generator must be enabled.
- The generic clock, through the Generic Clock Multiplexer, that connects to the peripheral needs to be configured with a running clock from the Generic Clock Generator, and the generic clock must be enabled.
- The user interface of the peripheral needs to be unmasked in the PM. If this is not done the peripheral registers will read as all 0's and any writes to the peripheral will be discarded.

12.5 On-demand, Clock Requests

Figure 12-4. Clock request routing



All the clock sources in the system can be run in an on-demand mode, where the clock source is in a stopped state when no peripherals are requesting the clock source. Clock requests propagate from the peripheral, via the GCLK, to the clock source. If one or more peripheral is using a clock source, the clock source will be started/kept running. As soon as the clock source is no longer needed and no peripheral have an active request the clock source will be stopped until requested again. For the clock request to reach the clock source, the peripheral, the generic clock and the clock from the Generic Clock Generator in-between must be enabled. The time taken from a clock request being asserted to the clock source being ready is dependent on the clock source startup time, clock source frequency as well as the divider used in the Generic Clock Generator. The total startup time from a clock request to the clock is available for the peripheral is:

Delay start max = Clock source startup time + 2 * clock source periods + 2 * divided clock source periods



Delay start min = Clock source startup time + 1 * clock source period + 1 * divided clock source period

The delay for shutting down the clock source when there is no longer an active request is:

```
Delay_stop_min = 1 * divided clock source period + 1 * clock source period

Delay stop max = 2 * divided clock source periods + 2 * clock source periods
```

The On-Demand principle can be disabled individually for each clock source by clearing the ONDEMAND bit located in each clock source controller. The clock is always running whatever is the clock request. This has the effect to remove the clock source startup time at the cost of the power consumption.

In standby mode, the clock request mechanism is still working if the modules are configured to run in standby mode (RUNSTDBY bit).

12.6 Power Consumption vs Speed

Due to the nature of the asynchronous clocking of the peripherals there are some considerations that needs to be taken if either targeting a low-power or a fast-acting system. If clocking a peripheral with a very low clock, the active power consumption of the peripheral will be lower. At the same time the synchronization to the synchronous (CPU) clock domain is dependent on the peripheral clock speed, and will be longer with a slower peripheral clock; giving lower response time and more time waiting for the synchronization to complete.

12.7 Clocks after Reset

On any reset the synchronous clocks start to their initial state:

- OSC8M is enabled and divided by 8
- GCLKMAIN uses OSC8M as source
- CPU and BUS clocks are undivided

On a power reset the GCLK starts to their initial state:

- All generic clock generators disabled except:
 - the generator 0 (GCLKMAIN) using OSC8M as source, with no division
 - the generator 2 using OSCULP32K as source, with no division
- All generic clocks disabled except:
 - the WDT generic clock using the generator 2 as source

On a user reset the GCLK starts to their initial state, except for:

- generic clocks that are write-locked (WRTLOCK is written to one prior to reset or the WDT generic clock if the WDT Always-On at power on bit set in the NVM User Row)
- The generic clock dedicated to the RTC if the RTC generic clock is enabled

On any reset the clock sources are reset to their initial state except the 32KHz clock sources which are reset only by a power reset.



13. GCLK - Generic Clock Controller

13.1 Overview

Several peripherals may require specific clock frequencies to operate correctly. The Generic Clock Controller consists of number of generic clock generators and generic clock multiplexers that can provide a wide range of clock frequencies. The generic clock generators can be set to use different external and internal clock sources. The selected clock can be divided down in the generic clock generator. The outputs from the generic clock generators are used as clock sources for the generic clock multiplexers, which select one of the sources to generate a generic clock (GCLK_PERIPHERAL), as shown in Figure 13-2. The number of generic clocks, m, depends on how many peripherals the device has.


13.2 Features

- Provides generic clocks
- Wide frequency range
- Clock source for the generator can be changed on the fly

13.3 Block Diagram

The Generic Clock Controller can be seen in the clocking diagram, which is shown in Figure 13-1.


Figure 13-1. Device Clocking Diagram



The Generic Clock Controller block diagram is shown in Figure 13-2.



Figure 13-2. Generic Clock Controller Block Diagram⁽¹⁾



Note: 1. If the GENCTRL.SRC=GCLKIN the GCLK_IO is set as an input.

13.4 Signal Description

Signal Name	Туре	Description
GCLK_IO[n:0]	Digital I/O	Source clock when input Generic clock when output

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

13.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

13.5.1 I/O Lines

Using the Generic Clock Controller's I/O lines requires the I/O pins to be configured. Refer to "PORT" on page 363 for details.

13.5.2 Power Management

The Generic Clock Controller can operate in all sleep modes, if required. Refer to Table 14-4 for details on the different sleep modes.

13.5.3 Clocks

The Generic Clock Controller bus clock (CLK_GCLK_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_GCLK_APB can be found in the Peripheral Clock Masking section in APBAMASK.



13.5.4 DMA

Not applicable.

13.5.5 Interrupts

Not applicable.

13.5.6 Events

Not applicable.

13.5.7 Debug Operation

Not applicable.

13.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC).

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode or the CPU reset is extended, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

13.5.9 Analog Connections

Not applicable.

13.6 Functional Description

13.6.1 Principle of Operation

The GCLK module is comprised of eight generic clock generators sourcing m generic clock multiplexers.

A clock source selected as input to one of the generic clock generators can be used directly, or it can be prescaled in the generic clock generator before the generator output is used as input to one or more of the generic clock multiplexers.

A generic clock multiplexer provides a generic clock to a peripheral (GCLK_PERIPHERAL). A generic clock can act as the clock to one or several of peripherals.

13.6.2 Basic Operation

13.6.2.1 Initialization

Before a generic clock is enabled, the clock source of its generic clock generator should be enabled. The generic clock must be configured as outlined by the following steps:

- 1. The generic clock generator division factor must be set by performing a single 32-bit write to the Generic Clock Generator Division register (GENDIV):
 - The generic clock generator that will be selected as the source of the generic clock must be written to the ID bit group (GENDIV.ID).
 - The division factor must be written to the DIV bit group (GENDIV.DIV)

Refer to GENDIV register for details.

- 2. The generic clock generator must be enabled by performing a single 32-bit write to the Generic Clock Generator Control register (GENCTRL):
 - The generic clock generator that will be selected as the source of the generic clock must be written to the ID bit group (GENCTRL.ID)
 - The generic clock generator must be enabled by writing a one to the GENEN bit (GENCTRL.GENEN)



Refer to GENCTRL register for details.

- 3. The generic clock must be configured by performing a single 16-bit write to the Generic Clock Control register (CLKCTRL):
 - The generic clock that will be configured must be written to the ID bit group (CLKCTRL.ID)
 - The generic clock generator used as the source of the generic clock must be written to the GEN bit group (CLKCTRL.GEN)

Refer to CLKCTRL register for details.

13.6.2.2 Enabling, Disabling and Resetting

The GCLK module has no enable/disable bit to enable or disable the whole module.

The GCLK is reset by writing a one to the Software Reset bit in the Control register (CTRL.SWRST). All registers in the GCLK will be reset to their initial state except for generic clocks and associated generators that have their Write Lock bit written to one. Refer to "Configuration Lock" on page 85 for details.

13.6.2.3 Generic Clock Generator

Each generic clock generator (GCLKGEN) can be set to run from one of eight different clock sources except GCLKGEN[1] which can be set to run from one of seven sources. GCLKGEN[1] can act as source to the other generic clock generators but can not act as source to itself.

Each generic clock generator GCLKGEN[x] can be connected to one specific GCLK_IO[x] pin. The GCLK_IO[x] can be set to act as source to GCLKGEN[x] or GCLK_IO[x] can be set up to output the clock generated by GCLKGEN[x].

The selected source (GCLKGENSRC see Figure 13-3) can optionally be divided. Each generic clock generator can be independently enabled and disabled.

Each GCLKGEN clock can then be used as a clock source for the generic clock multiplexers. Each generic clock is allocated to one or several peripherals.

GCLKGEN[0], is used as GCLK_MAIN for the synchronous clock controller inside the Power Manager.

Refer to "PM - Power Manager" on page 102 for details on the synchronous clock generation.

GCLKGENSRC

GCLKGENSRC

GCLKGENSRC

GENCTRL.GENEN

GENCTRL.DIVSEL

GENDIV.DIV

Figure 13-3. Generic Clock Generator

13.6.2.4 Enabling a Generic Clock Generator

A generic clock generator is enabled by writing a one to the Generic Clock Generator Enable bit in the Generic Clock Generator Control register (GENCTRL.GENEN).

13.6.2.5 Disabling a Generic Clock Generator

A generic clock generator is disabled by writing a zero to GENCTRL.GENEN. When GENCTRL.GENEN is read as zero, the GCLKGEN clock is disabled and clock gated.



13.6.2.6 Selecting a Clock Source for the Generic Clock Generator

Each generic clock generator can individually select a clock source by writing to the Source Select bit group in GENCTRL (GENCTRL.SRC). Changing from one clock source, A, to another clock source, B, can be done on the fly. If clock source B is not ready, the generic clock generator will continue running with clock source A. As soon as clock source B is ready, however, the generic clock generator will switch to it. During the switching, the generic clock generator holds clock requests to clock sources A and B and then releases the clock source A request when the switch is done.

The available clock sources are device dependent (usually the crystal oscillators, RC oscillators, PLL and DFLL clocks). GCLKGEN[1] can be used as a common source for all the generic clock generators except generic clock generator 1.

13.6.2.7 Changing Clock Frequency

The selected generic clock generator source, GENCLKSRC can optionally be divided by writing a division factor in the Division Factor bit group in the Generic Clock Generator Division register (GENDIV.DIV). Depending on the value of the Divide Selection bit in GENCTRL (GENCTRL.DIVSEL), it can be interpreted in two ways by the integer divider.

Note that the number of DIV bits for each generic clock generator is device dependent.

Refer to Table 13-10 for details.

13.6.2.8 Duty Cycle

When dividing a clock with an odd division factor, the duty-cycle will not be 50/50. Writing a one to the Improve Duty Cycle bit in GENCTRL (GENCTRL.IDC) will result in a 50/50 duty cycle.


13.6.2.9 Generic Clock Output on I/O Pins

Each Generic Clock Generator's output can be directed to a GCLK_IO pin. If the Output Enable bit in GENCTRL (GENCTRL.OE) is one and the generic clock generator is enabled (GENCTRL.GENEN is one), the generic clock generator requests its clock source and the GCLKGEN clock is output to a GCLK_IO pin. If GENCTRL.OE is zero, GCLK_IO is set according to the Output Off Value bit. If the Output Off Value bit in GENCTRL (GENCTRL.OOV) is zero, the output clock will be low when generic clock generator is turned off. If GENCTRL.OOV is one, the output clock will be high when generic clock generator is turned off.

In standby mode, if the clock is output (GENCTRL.OE is one), the clock on the GCLK_IO pin is frozen to the OOV value if the Run In Standby bit in GENCTRL (GENCTRL.RUNSTDBY) is zero. If GENCTRL.RUNSTDBY is one, the GCLKGEN clock is kept running and output to GCLK_IO.

13.6.3 Generic Clock

Figure 13-4. Generic Clock Multiplexer



13.6.3.1 Enabling a Generic Clock

Before a generic clock is enabled, one of the generic clock generators must be selected as the source for the generic clock by writing to CLKCTRL.GEN. The clock source selection is individually set for each generic clock.



When a generic clock generator has been selected, the generic clock is enabled by writing a one to the Clock Enable bit in CLKCTRL (CLKCTRL.CLKEN). The CLKCTRL.CLKEN bit must be synchronized to the generic clock domain. CLKCTRL.CLKEN will continue to read as its previous state until the synchronization is complete.

13.6.3.2 Disabling a Generic Clock

A generic clock is disabled by writing a zero to CLKCTRL.CLKEN. The SYNCBUSY bit will be cleared when this write-synchronization is complete. CLKCTRL.CLKEN will continue to read as its previous state until the synchronization is complete. When the generic clock is disabled, the generic clock is clock gated.

13.6.3.3 Selecting a Clock Source for the Generic Clock

When changing a generic clock source by writing to CLKCTRL.GEN, the generic clock must be disabled before being reenabled with the new clock source setting. This prevents glitches during the transition:

- a. Write a zero to CLKCTRL.CLKEN
- b. Wait until CLKCTRL.CLKEN reads as zero
- c. Change the source of the generic clock by writing CLKCTRL.GEN
- d. Re-enable the generic clock by writing a one to CLKCTRL.CLKEN

13.6.3.4 Configuration Lock

The generic clock configuration is locked for further write accesses by writing the Write Lock bit (WRTLOCK) in the CLKCTRL register. All writes to the CLKCTRL register will be ignored. It can only be unlocked by a power reset.

The generic clock generator sources of a locked generic clock are also locked. The corresponding GENCTRL and GENDIV are locked, and can be unlocked only by a power reset.

There is one exception concerning the GCLKGEN[0]. As it is used as GCLK_MAIN, it can not be locked. It is reset by any reset to startup with a known configuration.


The SWRST can not unlock the registers.

13.6.4 Additional Features

13.6.4.1 Indirect Access

The Generic Clock Generator Control and Division registers (GENCTRL and GENDIV) and the Generic Clock Control register (CLKCTRL) are indirectly addressed as shown in Figure 13-5.

Figure 13-5. GCLK Indirect Access



Writing these registers is done by setting the corresponding ID bit group.

To read a register, the user must write the ID of the channel, i, in the corresponding register. The value of the register for the corresponding ID is available in the user interface by a read access.



For example, the sequence to read the GENCTRL register of generic clock generator i is:

- a. Do an 8-bit write of the i value to GENCTRL.ID
- b. Read GENCTRI

13.6.4.2 Generic Clock Enable after Reset

The Generic Clock Controller must be able to provide a generic clock to some specific peripherals after a reset. That means that the configuration of the generic clock generators and generic clocks after reset is device-dependent.

Refer to Table 13-8 and Table 13-9 for details on GENCTRL reset.

Refer to Table 13-12 and Table 13-13 for details on GENDIV reset.

Refer to Table 13-4 and Table 13-5 for details on CLKCTRL reset.

13.6.5 Sleep Mode Operation

13.6.5.1 SleepWalking

The GCLK module supports the SleepWalking feature. During a sleep mode where the generic clocks are stopped, a peripheral that needs its generic clock to execute a process must request it from the Generic Clock Controller.

The Generic Clock Controller will receive this request and then determine which generic clock generator is involved and which clock source needs to be awakened. It then wakes up the clock source, enables the generic clock generator and generic clock stages successively and delivers the generic clock to the peripheral.

13.6.5.2 Run in Standby Mode

In standby mode, the GCLK can continuously output the generic clock generator output to GCLK_IO.

Refer to "Generic Clock Output on I/O Pins" on page 84 for details.

13.6.6 Synchronization

Due to the asynchronicity between CLK_GCLK_APB and GCLKGENSRC some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete.

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following registers need synchronization when written:

- Generic Clock Generator Control register (GENCTRL)
- Generic Clock Generator Division register (GENDIV)
- Control register (CTRL)

Write-synchronization is denoted by the Write-Synchronization property in the register description.

Refer to "Register Synchronization" on page 75 for further details.



13.7 Register Summary

Table 13-1. Register Summary

Offset	Name	Bit Pos.								
0x0	CTRL	7:0								SWRST
0x1	STATUS	7:0	SYNCBUSY							
0x2	CLKCTRL	7:0				ID[5:0]				
0x3	CLKCTRL	15:8	WRTLOCK	CLKEN		GEN[3:0]				
0x4		7:0				ID[3:0]				
0x5	GENCTRL	15:8				SRC[4:0]				
0x6	GENCIRL	23:16			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
0x7		31:24								
0x8		7:0				ID[3:0]				1
0x9	CENDIV	15:8	DIV[7:0]							
0xA	23:16 DIV[15:8]									
0xB		31:24								



13.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-protected property in each individual register description. Refer to "Register Access Protection" on page 82 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Refer to "Synchronization" on page 86 for details.



13.8.1 Control

 Name:
 CTRL

 Offset:
 0x0

 Reset:
 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
								SWRST
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: There is a reset operation ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the GCLK to their initial state after a power reset, except for generic clocks and associated generators that have their WRTLOCK bit in CLKCTRL read as one.

Refer to Table 13-8 for details on GENCTRL reset.

Refer to Table 13-12 for details on GENDIV reset.

Refer to Table 13-4 for details on CLKCTRL reset.

Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete. CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.



13.8.2 Status

Name: STATUS

Offset: 0x1 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy Status

This bit is cleared when the synchronization of registers between the clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



13.8.3 Generic Clock Control

This register allows the user to configure one of the generic clocks, as specified in the CLKCTRL.ID bit group. To write to the CLKCTRL register, do a 16-bit write with all configurations and the ID.

To read the CLKCTRL register, first do an 8-bit write to the CLKCTRL.ID bit group with the ID of the generic clock whose configuration is to be read, and then read the CLKCTRL register.

Name: CLKCTRL

Offset: 0x2 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
	WRTLOCK	CLKEN				GEN	[3:0]	
Access	R/W	R/W	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			ID[5:0]					
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 15 – WRTLOCK: Write Lock

When this bit is written, it will lock from further writes the generic clock pointed to by CLKCTRL.ID, the generic clock generator pointed to in CLKCTRL.GEN and the division factor used in the generic clock generator. It can only be unlocked by a power reset.

One exception to this is generic clock generator 0, which cannot be locked.

- 0: The generic clock and the associated generic clock generator and division factor are not locked.
- 1: The generic clock and the associated generic clock generator and division factor are locked.

Bit 14 – CLKEN: Clock Enable

This bit is used to enable and disable a generic clock.

- 0: The generic clock is disabled.
- 1: The generic clock is enabled.

Bits 13:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:8 – GEN[3:0]: Generic Clock Generator

Table 13-2. Generic Clock Generator

GEN[3:0]	Name	Description
0x0	GCLK0	Generic clock generator 0
0x1	GCLK1	Generic clock generator 1
0x2	GCLK2	Generic clock generator 2
0x3	GCLK3	Generic clock generator 3



GEN[3:0]	Name	Description
0x4	GCLK4	Generic clock generator 4
0x5	GCLK5	Generic clock generator 5
0x6	GCLK6	Generic clock generator 6
0x7	GCLK7	Generic clock generator 7
0x8	GCLK8	Generic clock generator 8
0x9-0xF		Reserved

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 5:0 – ID[5:0]: Generic Clock Selection ID

These bits select the generic clock that will be configured. The value of the ID bit group versus module instance is shown in Table 13-3.

Table 13-3. Generic Clock Selection ID

Value	Description
0x00	DFLL48M Reference
0x01	FDPLL96M input clock source for reference
0x02	FDPLL96M 32kHz clock for FDPLL96M internal lock timer
0x03	WDT
0x04	RTC
0x05	EIC
0x06	USB
0x07	EVSYS_CHANNEL_0
0x08	EVSYS_CHANNEL_1
0x09	EVSYS_CHANNEL_2
0x0A	EVSYS_CHANNEL_3
0x0B	EVSYS_CHANNEL_4
0x0C	EVSYS_CHANNEL_5
0x0D	EVSYS_CHANNEL_6
0x0E	EVSYS_CHANNEL_7
0x0F	EVSYS_CHANNEL_8
0x10	EVSYS_CHANNEL_9
0x11	EVSYS_CHANNEL_10



Table 13-3. Generic Clock Selection ID (Continued)

Value	Description
0x12	EVSYS_CHANNEL_11
0x13	SERCOMx_SLOW
0x14	SERCOM0_CORE
0x15	SERCOM1_CORE
0x16	SERCOM2_CORE
0x17	SERCOM3_CORE
0x18	SERCOM4_CORE
0x19	SERCOM5_CORE
0x1A	TCC0,TCC1
0x1B	TCC2,TC3
0x1C	TC4,TC5
0x1D	TC6,TC7
0x1E	ADC
0x1F	AC_DIG
0x20	AC_ANA
0x21	DAC
0x22	PTC
0x23	128_0
0x24	128_1
0x25-0x3F	Reserved

A power reset will reset the CLKCTRL register for all IDs, including the RTC. If the WRTLOCK bit of the corresponding ID is zero and the ID is not the RTC, a user reset will reset the CLKCTRL register for this ID.

After a power reset, the reset value of the CLKCTRL register versus module instance is as shown in Table 13-4.

Table 13-4. CLKCTRL Reset Value after a Power Reset

Module Instance	Reset Value after Power Reset					
	CLKCTRL.GEN	CLKCTRL.CLKEN	CLKCTRL.WRTLOCK			
RTC	0x00	0x00	0x00			
WDT	0x02	0x01 if WDT Enable bit in NVM User Row written to one 0x00 if WDT Enable bit in NVM User Row written to zero	0x01 if WDT Always-On bit in NVM User Row written to one 0x00 if WDT Always-On bit in NVM User Row written to zero			
Others	0x00	0x00	0x00			



After a user reset, the reset value of the CLKCTRL register versus module instance is as shown in Table 13-5. Table 13-5. CLKCTRL Reset Value after a User Reset

Module Instance	Reset Value after a User Reset					
	CLKCTRL.GEN	CLCTRL.CLKEN	CLKCTRL.WRTLOCK			
RTC	0x00 if WRTLOCK=0 and CLKEN=0 No change if WRTLOCK=1 or CLKEN=1	0x00 if WRTLOCK=0 and CLKEN=0 No change if WRTLOCK=1 or CLKEN=1	No change			
WDT	0x02 if WRTLOCK=0 No change if WRTLOCK=1	If WRTLOCK=0 0x01 if WDT Enable bit in NVM User Row written to one 0x00 if WDT Enable bit in NVM User Row written to zero If WRTLOCK=1 no change	No change			
Others	0x00 if WRTLOCK=0 No change if WRTLOCK=1	0x00 if WRTLOCK=0 No change if WRTLOCK=1	No change			



13.8.4 Generic Clock Generator Control

This register allows the user to configure one of the generic clock generators, as specified in the GENCTRL.ID bit group. To write to the GENCTRL register, do a 32-bit write with all configurations and the ID.

To read the GENCTRL register, first do an 8-bit write to the GENCTRL.ID bit group with the ID of the generic clock generator twhose configuration is to be read, and then read the GENCTRL register.

Name: GENCTRL

Offset: 0x4

Reset: 0x00000000

Property: Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
			RUNSTDBY	DIVSEL	OE	00V	IDC	GENEN
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
						SRC[4:0]		
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						ID[:	3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:22 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 21 – RUNSTDBY: Run in Standby

This bit is used to keep the generic clock generator running when it is configured to be output to its dedicated GCLK_IO pin. If GENCTRL.OE is zero, this bit has no effect and the generic clock generator will only be running if a peripheral requires the clock.

- 0: The generic clock generator is stopped in standby and the GCLK_IO pin state (one or zero) will be dependent on the setting in GENCTRL.OOV.
- 1: The generic clock generator is kept running and output to its dedicated GCLK_IO pin during standby mode.



Bit 20 – DIVSEL: Divide Selection

This bit is used to decide how the clock source used by the generic clock generator will be divided. If the clock source should not be divided, the DIVSEL bit must be zero and the GENDIV.DIV value for the corresponding generic clock generator must be zero or one.

- 0: The generic clock generator equals the clock source divided by GENDIV.DIV.
- 1: The generic clock generator equals the clock source divided by 2^(GENDIV.DIV+1).

Bit 19 – OE: Output Enable

This bit is used to enable output of the generated clock to GCLK_IO when GCLK_IO is not selected as a source in the GENCLK.SRC bit group.

- 0: The generic clock generator is not output.
- 1: The generic clock generator is output to the corresponding GCLK_IO, unless the corresponding GCLK_IO is selected as a source in the GENCLK.SRC bit group.

Bit 18 – OOV: Output Off Value

This bit is used to control the value of GCLK_IO when GCLK_IO is not selected as a source in the GENCLK.SRC bit group.

- 0: The GCLK_IO will be zero when the generic clock generator is turned off or when the OE bit is zero.
- 1: The GCLK_IO will be one when the generic clock generator is turned off or when the OE bit is zero.

Bit 17 – IDC: Improve Duty Cycle

This bit is used to improve the duty cycle of the generic clock generator when odd division factors are used.

- 0: The generic clock generator duty cycle is not 50/50 for odd division factors.
- 1: The generic clock generator duty cycle is 50/50.

Bit 16 – GENEN: Generic Clock Generator Enable

This bit is used to enable and disable the generic clock generator.

- 0: The generic clock generator is disabled.
- 1: The generic clock generator is enabled.

Bits 15:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 12:8 - SRC[4:0]: Source Select

These bits define the clock source to be used as the source for the generic clock generator, as shown in Table 13-6.



Table 13-6. Source Select

Value	Name	Description
0x00	XOSC	XOSC oscillator output
0x01	GCLKIN	Generator input pad
0x02	GCLKGEN1	Generic clock generator 1 output
0x03	OSCULP32K	OSCULP32K oscillator output
0x04	OSC32K	OSC32K oscillator output
0x05	XOSC32K	XOSC32K oscillator output
0x06	OSC8M	OSC8M oscillator output
0x07	DFLL48M	DFLL48M output
0x08	FDPLL96M	FDPLL96M output
0x09-0x1F	Reserved	Reserved for future use

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:0 – ID[3:0]: Generic Clock Generator Selection

These bits select the generic clock generator that will be configured or read. The value of the ID bit group versus which generic clock generator is configured is shown in Table 13-7.

Table 13-7. Generic Clock Generator Selection

Value	Description
0x0	Generic clock generator 0
0x1	Generic clock generator 1
0x2	Generic clock generator 2
0x3	Generic clock generator 3
0x4	Generic clock generator 4
0x5	Generic clock generator 5
0x6	Generic clock generator 6
0x7	Generic clock generator 7
0x8	Generic clock generator 8
0x9-0xF	Reserved



A power reset will reset the GENCTRL register for all IDs, including the generic clock generator used by the RTC. If a generic clock generator ID other than generic clock generator 0 is not a source of a "locked" generic clock or a source of the RTC generic clock, a user reset will reset the GENCTRL for this ID.

After a power reset, the reset value of the GENCTRL register is as shown in Table 13-8.

Table 13-8. GENCTRL Reset Value after a Power Reset

GCLK Generator ID	Reset Value after a Power Reset
0x00	0x00010600
0x01	0x0000001
0x02	0x00010302
0x03	0x0000003
0x04	0x00000004
0x05	0x0000005
0x06	0x0000006
0x07	0x0000007
0x08	0x00000008

After a user reset, the reset value of the GENCTRL register is as shown in Table 13-9.

Table 13-9. GENCTRL Reset Value after a User Reset

GCLK Generator ID	Reset Value after a User Reset				
0x00	0x00010600				
0x01	0x00000001 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x02	0x00010302 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x03	0x00000003 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x04	0x00000004 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x05	0x00000005 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x06	0x00000006 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x07	0x00000007 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x08	0x00000008 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				



13.8.5 Generic Clock Generator Division

This register allows the user to configure one of the generic clock generators, as specified in the GENDIV.ID bit group. To write to the GENDIV register, do a 32-bit write with all configurations and the ID.

To read the GENDIV register, first do an 8-bit write to the GENDIV.ID bit group with the ID of the generic clock generator whose configuration is to be read, and then read the GENDIV register.

Name: GENDIV

Offset: 0x8

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DIV[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	DIV[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						ID[:	3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:24 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 23:8 – DIV[15:0]: Division Factor

These bits apply a division on each selected generic clock generator. The number of DIV bits each generator has can be seen in Table 13-10. Writes to bits above the specified number will be ignored.



Table 13-10. Division Factor

Generator	Division Factor Bits
Generic clock generator 0	8 division factor bits - DIV[7:0]
Generic clock generator 1	16 division factor bits - DIV[15:0]
Generic clock generators 2	5 division factor bits - DIV[4:0]
Generic clock generators 3 - 8	8 division factor bits - DIV[7:0]

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 3:0 – ID[3:0]: Generic Clock Generator Selection

These bits select the generic clock generator on which the division factor will be applied, as shown in Table 13-11.

Table 13-11. Generic Clock Generator Selection

Values	Description
0x0	Generic clock generator 0
0x1	Generic clock generator 1
0x2	Generic clock generator 2
0x3	Generic clock generator 3
0x4	Generic clock generator 4
0x5	Generic clock generator 5
0x6	Generic clock generator 6
0x7	Generic clock generator 7
0x8	Generic clock generator 8
0x9-0xF	Reserved

A power reset will reset the GENDIV register for all IDs, including the generic clock generator used by the RTC. If a generic clock generator ID other than generic clock generator 0 is not a source of a ,Äúlocked,Äù genericclock or a source of the RTC generic clock, a user reset will reset the GENDIV for this ID.

After a power reset, the reset value of the GENDIV register is as shown in Table 13-12.



Table 13-12. GENDIV Reset value after a Power Reset

GCLK Generator ID	Reset Value after a Power Reset
0x00	0x0000000
0x01	0x0000001
0x02	0x0000002
0x03	0x0000003
0x04	0x0000004
0x05	0x0000005
0x06	0x0000006
0x07	0x0000007
0x08	0x0000008

After a user reset, the reset value of the GENDIV register is as shown in Table 13-13.

Table 13-13. GENDIV Reset Value after a User Reset

GCLK Generator ID	Reset Value after a User Reset				
0x00	0x0000000				
0x01	0x00000001 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x02	0x00000002 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x03	0x00000003 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x04	0x00000004 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x05	0x00000005 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x06	0x00000006 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x07	0x00000007 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				
0x08	0x00000008 if the generator is not used by the RTC No change if the generator is used by the RTC or used by a GCLK with a WRTLOCK as one				



14. PM – Power Manager

14.1 Overview

The Power Manager (PM) controls the reset, clock generation and sleep modes of the microcontroller.

Utilizing a main clock chosen from a large number of clock sources from the GCLK, the clock controller provides synchronous system clocks to the CPU and the modules connected to the AHB and the APBx bus. The synchronous system clocks are divided into a number of clock domains; one for the CPU and AHB and one for each APBx. Any synchronous system clock can be changed at run-time during normal operation. The clock domains can run at different speeds, enabling the user to save power by running peripherals at a relatively low clock frequency, while maintaining high CPU performance. In addition, the clock can be masked for individual modules, enabling the user to minimize power consumption.

Before entering the STANDBY sleep mode the user must make sure that a significant amount of clocks and peripherals are disabled, so that the voltage regulator is not overloaded. This is because during STANDBY sleep mode the internal voltage regulator will be in low power mode.

Various sleep modes and clock gating are provided in order to fit power consumption requirements. This enables the microcontroller to stop unused modules to save power. In ACTIVE mode, the CPU is executing application code. When the device enters a sleep mode, program execution is stopped and some modules and clock domains are automatically switched off by the PM according to the sleep mode. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from a sleep mode to ACTIVE mode.

The PM also contains a reset controller, which collects all possible reset sources. It issues a microcontroller reset and sets the device to its initial state, and allows the reset source to be identified by software.


14.2 Features

- Reset control
 - Reset the microcontroller and set it to an initial state according to the reset source
 - Multiple reset sources
 - Power reset sources: POR, BOD12, BOD33
 - User reset sources: External reset (RESET), Watchdog Timer reset, software reset
 - Reset status register for reading the reset source from the application code
- Clock control
 - Controls CPU, AHB and APB system clocks
 - Multiple clock sources and division factor from GCLK
 - Clock prescaler with 1x to 128x division
 - Safe run-time clock switching from GCLK
 - Module-level clock gating through maskable peripheral clocks
- Power management control
 - Sleep modes: IDLE, STANDBY
 - SleepWalking support on GCLK clocks



14.3 Block Diagram

Figure 14-1. PM Block Diagram



14.4 Signal Description

Signal Name	Туре	Description
RESET	Digital input	External reset

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

14.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

14.5.1 I/O Lines

Not applicable.

14.5.2 Power Management

Not applicable.



14.5.3 Clocks

The PM bus clock (CLK_PM_APB) can be enabled and disabled in the power manager, and the default state of CLK_PM_APB can be found in Table 14-1. If this clock is disabled in the Power Manager, it can only be re-enabled by a reset.

A generic clock (GCLK_MAIN) is required to generate the main clock. The clock source for GCLK_MAIN is configured by default in the Generic Clock Controller, and can be re-configured by the user if needed. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

14.5.3.1 Main Clock

The main clock (CLK_MAIN) is the common source for the synchronous clocks. This is fed into the common 8-bit prescaler that is used to generate synchronous clocks to the CPU, AHB and APBx modules.

14.5.3.2 CPU Clock

The CPU clock (CLK CPU) is routed to the CPU. Halting the CPU clock inhibits the CPU from executing instructions.

14.5.3.3 AHB Clock

The AHB clock (CLK_AHB) is the root clock source used by peripherals requiring an AHB clock. The AHB clock is always synchronous to the CPU clock and has the same frequency, but may run even when the CPU clock is turned off. A clock gate is inserted from the common AHB clock to any AHB clock of a peripheral.

14.5.3.4 APBx Clocks

The APBx clock (CLK_APBX) is the root clock source used by modules requiring a clock on the APBx bus. The APBx clock is always synchronous to the CPU clock, but can be divided by a prescaler, and will run even when the CPU clock is turned off. A clock gater is inserted from the common APB clock to any APBx clock of a module on APBx bus.

14.5.4 DMA

Not applicable.

14.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the PM interrupt requires the Interrupt Controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

14.5.6 Events

Not applicable.

14.5.7 Debug Operation

When the CPU is halted in debug mode, the PM continues normal operation. In sleep mode, the clocks generated from the PM are kept running to allow the debugger accessing any modules. As a consequence, power measurements are not possible in debug mode.

14.5.8 Register Access Protection

All registers with write access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Interrupt Flag register (INTFLAG). Refer to INTFLAG for details
- Reset Cause register (RCAUSE). Refer to RCAUSE for details

Write-protection is denoted by the Write-Protection property in the register description.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.



14.5.9 Analog Connections

Not applicable.

14.6 Functional Description

14.6.1 Principle of Operation

14.6.1.1 Synchronous Clocks

The GCLK_MAIN clock from GCLK module provides the source for the main clock, which is the common root for the synchronous clocks for the CPU and APBx modules. The main clock is divided by an 8-bit prescaler, and each of the derived clocks can run from any tapping off this prescaler or the undivided main clock, as long as $f_{CPU} \ge f_{APBx}$. The synchronous clock source can be changed on the fly to respond to varying load in the application. The clocks for each module in each synchronous clock domain can be individually masked to avoid power consumption in inactive modules. Depending on the sleep mode, some clock domains can be turned off (see Table 14-4 on page 110).

14.6.1.2 Reset Controller

The Reset Controller collects the various reset sources and generates reset for the device. The device contains a power-on-reset (POR) detector, which keeps the system reset until power is stable. This eliminates the need for external reset circuitry to guarantee stable operation when powering up the device.

14.6.1.3 Sleep Mode Controller

In ACTIVE mode, all clock domains are active, allowing software execution and peripheral operation. The PM Sleep Mode Controller allows the user to choose between different sleep modes depending on application requirements, to save power (see Table 14-4 on page 110).

14.6.2 Basic Operation

14.6.2.1 Initialization

After a power-on reset, the PM is enabled and the Reset Cause (RCAUSE - refer to RCAUSE for details) register indicates the POR source. The default clock source of the GCLK_MAIN clock is started and calibrated before the CPU starts running. The GCLK_MAIN clock is selected as the main clock without any division on the prescaler. The device is in the ACTIVE mode.

By default, only the necessary clocks are enabled (see Table 14-1).

14.6.2.2 Enabling, Disabling and Resetting

The PM module is always enabled and can not be reset.

14.6.2.3 Selecting the Main Clock Source

Refer to "GCLK - Generic Clock Controller" on page 80 for details on how to configure the main clock source.

14.6.2.4 Selecting the Synchronous Clock Division Ratio

The main clock feeds an 8-bit prescaler, which can be used to generate the synchronous clocks. By default, the synchronous clocks run on the undivided main clock. The user can select a prescaler division for the CPU clock by writing the CPU Prescaler Selection bits in the CPU Select register (CPUSEL.CPUDIV), resulting in a CPU clock frequency determined by this equation:

$$f_{CPU} = \frac{f_{main}}{2^{CPUDIV}}$$




Similarly, the clock for the APBx can be divided by writing their respective registers (APBxSEL.APBxDIV). To ensure correct operation, frequencies must be selected so that $f_{CPU} \ge f_{APBx}$. Also, frequencies must never exceed the specified maximum frequency for each clock domain.

Note that the AHB clock is always equal to the CPU clock.

CPUSEL and APBxSEL can be written without halting or disabling peripheral modules. Writing CPUSEL and APBxSEL allows a new clock setting to be written to all synchronous clocks at the same time. It is possible to keep one or more clocks unchanged. This way, it is possible to, for example, scale the CPU speed according to the required performance, while keeping the APBx frequency constant.

Figure 14-2. Synchronous Clock Selection and Prescaler



14.6.2.5 Clock Ready Flag

There is a slight delay from when CPUSEL and APBxSEL are written until the new clock setting becomes effective. During this interval, the Clock Ready flag in the Interrupt Flag Status and Clear register (INTFLAG.CKRDY) will read as zero. If CKRDY in the INTENSET register is written to one, the Power Manager interrupt can be triggered when the new clock setting is effective. CPUSEL must not be re-written while CKRDY is zero, or the system may become unstable or hang.

14.6.2.6 Peripheral Clock Masking

It is possible to disable or enable the clock for a peripheral in the AHB or APBx clock domain by writing the corresponding bit in the Clock Mask register (APBxMASK - refer to APBAMASK for details) to zero or one. Refer to Table 14-1 for the default state of each of the peripheral clocks.



Table 14-1. Peripheral Clock Default State

5	D 6 1/0/ /
Peripheral Clock	Default State
CLK_PAC0_APB	Enabled
CLK_PM_APB	Enabled
CLK_SYSCTRL_APB	Enabled
CLK_GCLK_APB	Enabled
CLK_WDT_APB	Enabled
CLK_RTC_APB	Enabled
CLK_EIC_APB	Enabled
CLK_PAC1_APB	Enabled
CLK_DSU_APB	Enabled
CLK_NVMCTRL_APB	Enabled
CLK_PORT_APB	Enabled
CLK_HMATRIX_APB	Enabled
CLK_PAC2_APB	Disabled
CLK_SERCOMx_APB	Disabled
CLK_TCx_APB	Disabled
CLK_ADC_APB	Enabled
CLK_AC_APB	Disabled
CLK_DAC_APB	Disabled
CLK_PTC_APB	Disabled
CLK_USB_APB	Enabled
CLK_DMAC_APB	Enabled
CLK_TCC_APB	Disabled
CLK_I2S_APB	Disabled

When the APB clock for a module is not provided its registers cannot be read or written. The module can be re-enabled later by writing the corresponding mask bit to one.

A module may be connected to several clock domains (for instance, AHB and APB), in which case it will have several mask bits.

Note that clocks should only be switched off if it is certain that the module will not be used. Switching off the clock for the NVM Controller (NVMCTRL) will cause a problem if the CPU needs to read from the flash memory. Switching off the clock to the Power Manager (PM), which contains the mask registers, or the corresponding APBx bridge, will make it impossible to write the mask registers again. In this case, they can only be re-enabled by a system reset.

14.6.2.7 Reset Controller

The latest reset cause is available in RCAUSE, and can be read during the application boot sequence in order to determine proper action.



There are two groups of reset sources:

- Power Reset: Resets caused by an electrical issue.
- User Reset: Resets caused by the application.

The table below lists the parts of the device that are reset, depending on the reset type.

Table 14-2. Effects of the Different Reset Events

	Power Reset	User Reset	
	POR, BOD12, BOD33	External Reset	WDT Reset, SysResetReq
RTC All the 32kHz sources WDT with ALWAYSON feature Generic Clock with WRTLOCK feature	Y	N	N
Debug logic	Y	Y	N
Others	Υ	Υ	Y

The external reset is generated when pulling the RESET pin low. This pin has an internal pull-up, and does not need to be driven externally during normal operation.


The POR, BOD12 and BOD33 reset sources are generated by their corresponding module in the System Controller Interface (SYSCTRL).

The WDT reset is generated by the Watchdog Timer.

The System Reset Request (SysResetReq) is a software reset generated by the CPU when asserting the SYSRESETREQ bit located in the Reset Control register of the CPU (See the ARM® Cortex® Technical Reference Manual on http://www.arm.com).



Figure 14-3. Reset Controller



14.6.2.8 Sleep Mode Controller

Sleep mode is activated by the Wait For Interrupt instruction (WFI). The Idle bits in the Sleep Mode register (SLEEP.IDLE) and the SLEEPDEEP bit of the System Control register of the CPU should be used as argument to select the level of the sleep mode.

There are two main types of sleep mode:

- IDLE mode: The CPU is stopped. Optionally, some synchronous clock domains are stopped, depending on the IDLE argument. Regulator operates in normal mode.
- STANDBY mode: All clock sources are stopped, except those where the RUNSTDBY bit is set. Regulator operates
 in low-power mode. Before entering standby mode the user must make sure that a significant amount of clocks
 and peripherals are disabled, so that the voltage regulator is not overloaded.

Table 14-3. Sleep Mode Entry and Exit Table

Mode	Level	Mode Entry	Wake-Up Sources
	0	SCR.SLEEPDEEP = 0 SLEEP.IDLE=Level	Synchronous ⁽²⁾ (APB, AHB), asynchronous ⁽¹⁾
IDLE	1		Synchronous (APB), asynchronous
	2	WFI	Asynchronous
STANDBY		SCR.SLEEPDEEP = 1 WFI	Asynchronous

Notes:

- 1. Asynchronous: interrupt generated on generic clock or external clock or external event.
- 2. Synchronous: interrupt generated on the APB clock.



Table 14-4. Sleep Mode Overview

Sleep				Oscillators				Main	Regulator	RAM
Mode	Clock	Clock	Clock	ONDEM	AND = 0	ONDEMAND = 1		Clock	Mode	Mode
				RUNSTDBY=0	RUNSTDBY=1	RUNSTDBY=0	RUNSTDBY=1			
Idle 0	Stop	Run	Run	Run	Run	Run if requested	Run if requested	Run	Normal	Normal
Idle 1	Stop	Stop	Run	Run	Run	Run if requested	Run if requested	Run	Normal	Normal
Idle 2	Stop	Stop	Stop	Run	Run	Run if requested	Run if requested	Run	Normal	Normal
Standby	Stop	Stop	Stop	Stop	Run	Stop	Run if requested	Stop	Low	Low

IDLE Mode

The IDLE modes allow power optimization with the fastest wake-up time.

The CPU is stopped. To further reduce power consumption, the user can disable the clocking of modules and clock sources by configuring the SLEEP.IDLE bit group. The module will be halted regardless of the bit settings of the mask registers in the Power Manager (PM.AHBMASK, PM.APBxMASK).

Regulator operates in normal mode.

- Entering IDLE mode: The IDLE mode is entered by executing the WFI instruction. Additionally, if the SLEEPONEXIT bit in the ARM Cortex System Control register (SCR) is set, the IDLE mode will also be entered when the CPU exits the lowest priority ISR. This mechanism can be useful for applications that only require the processor to run when an interrupt occurs. Before entering the IDLE mode, the user must configure the IDLE mode configuration bit group and must write a zero to the SCR.SLEEPDEEP bit.
- Exiting IDLE mode: The processor wakes the system up when it detects the occurrence of any interrupt that is not masked in the NVIC Controller with sufficient priority to cause exception entry. The system goes back to the ACTIVE mode. The CPU and affected modules are restarted.

STANDBY Mode

The STANDBY mode allows achieving very low power consumption.

In this mode, all clocks are stopped except those which are kept running if requested by a running module or have the ONDEMAND bit set to zero. For example, the RTC can operate in STANDBY mode. In this case, its Generic Clock clock source will also be enabled.

The regulator and the RAM operate in low-power mode.

A SLEEPONEXIT feature is also available.

- Entering STANDBY mode: This mode is entered by executing the WFI instruction with the SCR.SLEEPDEEP bit of the CPU is written to 1.
- Exiting STANDBY mode: Any peripheral able to generate an asynchronous interrupt can wake up the system. For
 example, a module running on a Generic clock can trigger an interrupt. When the enabled asynchronous wake-up
 event occurs and the system is woken up, the device will either execute the interrupt service routine or continue
 the normal program execution according to the Priority Mask Register (PRIMASK) configuration of the CPU.



14.6.3 SleepWalking

SleepWalking is the capability for a device to temporarily wakeup clocks for peripheral to perform a task without wakingup the CPU in STANDBY sleep mode. At the end of the sleepwalking task, the device can either be waken-up by an interrupt (from a peripheral involved in SleepWalking) or enter again into STANDBY sleep mode.

In Atmel SAM D21 devices, SleepWalking is supported only on GCLK clocks by using the on-demand clock principle of the clock sources. Refer to "On-demand, Clock Requests" on page 78 for more details.

14.6.4 DMA Operation

Not applicable.

14.6.5 Interrupts

The peripheral has the following interrupt sources:

Clock Ready flag

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear (INTFLAG) register is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the peripheral is reset. An interrupt flag is cleared by writing a one to the corresponding bit in the INTFLAG register. Each peripheral can have one interrupt request line per interrupt source or one common interrupt request line for all the interrupt sources. Refer to "Nested Vector Interrupt Controller" on page 23 for details. If the peripheral has one common interrupt request line for all the interrupt sources, the user must read the INTFLAG register to determine which interrupt condition is present.

14.6.6 Events

Not applicable.

14.6.7 Sleep Mode Operation

In all IDLE sleep modes, the power manager is still running on the selected main clock.

In STANDDBY sleep mode, the power manager is frozen and is able to go back to ACTIVE mode upon any asynchronous interrupt.



14.7 Register Summary

Table 14-5. Register Summary

Offset	Name	Bit Pos.								
0x00	CTRL	7:0								
0x01	SLEEP	7:0							IDLE	[1:0]
0x02	Reserved									
0x07										
0x08	CPUSEL	7:0							CPUDIV[2:0]	
0x09	APBASEL	7:0							APBADIV[2:0]	
0x0A	APBBSEL	7:0							APBBDIV[2:0]	
0x0B	APBCSEL	7:0							APBCDIV[2:0]	
0x0C										
 0x13	Reserved									
0x14		7:0		USB	DMAC	NVMCTRL	DSU	HPB2	HPB1	HPB0
0x15	AHBMASK	15:8								
0x16	AUDIMASK	23:16								
0x17		31:24								
0x18		7:0		EIC	RTC	WDT	GCLK	SYSCTRL	PM	PAC0
0x19	ADDAMACK	15:8								
0x1A	APBAMASK	23:16								
0x1B		31:24								
0x1C		7:0			USB	DMAC	PORT	NVMCTRL	DSU	PAC1
0x1D	ADDDMACK	15:8								
0x1E	APBBMASK	23:16								
0x1F		31:24								
0x20		7:0	SERCOM5	SERCOM4	SERCOM3	SERCOM2	SERCOM1	SERCOM0	EVSYS	PAC2
0x21	APBCMASK	15:8	TC7	TC6	TC5	TC4	TC3	TCC2	TCC1	TCC0
0x22	, a bownor	23:16				I2S		DAC	AC	ADC
0x23		31:24								
0x24	Donorrad									
 0x33	Reserved									
0x34	INTENCLR	7:0							CFD	CKRDY
0x35	INTENSET	7:0							CFD	CKRDY
0x36	INTFLAG	7:0							CFD	CKRDY
0x37	Reserved									
0x38	RCAUSE	7:0		SYST	WDT	EXT		BOD33	BOD12	POR



14.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Exception for APBASEL, APBBSEL and APBCSEL: These registers must only be accessed with 8-bit access.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 104 for details.



14.8.1 **Control**

Name: CTRL
Offset: 0x00
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



14.8.2 Sleep Mode

Name: SLEEP
Offset: 0x01
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							IDLE	[1:0]
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – IDLE[1:0]: Idle Mode Configuration

These bits select the Idle mode configuration after a WFI instruction.

Table 14-6. Idle Mode Configuration

IDLE[1:0]	Name	Description
0x0	CPU	The CPU clock domain is stopped
0x1	AHB	The CPU and AHB clock domains are stopped
0x2	APB	The CPU, AHB and APB clock domains are stopped
0x3		Reserved



14.8.3 CPU Clock Select

Name: CPUSEL
Offset: 0x08
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							CPUDIV[2:0]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:0 – CPUDIV[2:0]: CPU Prescaler Selection

These bits define the division ratio of the main clock prescaler (2ⁿ).

Table 14-7. CPU Prescaler Selection

CPUDIV[2:0]	Name	Description
0x0	DIV1	Divide by 1
0x1	DIV2	Divide by 2
0x2	DIV4	Divide by 4
0x3	DIV8	Divide by 8
0x4	DIV16	Divide by 16
0x5	DIV32	Divide by 32
0x6	DIV64	Divide by 64
0x7	DIV128	Divide by 128



14.8.4 APBA Clock Select

Name: APBASEL

Offset: 0x09 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							APBADIV[2:0]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:0 – APBADIV[2:0]: APBA Prescaler Selection

These bits define the division ratio of the APBA clock prescaler (2ⁿ).

Table 14-8. APBA Prescaler Selection

APBADIV[2:0]	Name	Description
0x0	DIV1	Divide by 1
0x1	DIV2	Divide by 2
0x2	DIV4	Divide by 4
0x3	DIV8	Divide by 8
0x4	DIV16	Divide by 16
0x5	DIV32	Divide by 32
0x6	DIV64	Divide by 64
0x7	DIV128	Divide by 128



14.8.5 APBB Clock Select

Name: APBBSEL

Offset: 0x0A **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							APBBDIV[2:0]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:0 – APBBDIV[2:0]: APBB Prescaler Selection

These bits define the division ratio of the APBB clock prescaler (2ⁿ).

Table 14-9. APBB Prescaler Selection

APBBDIV[2:0]	Name	Description
0x0	DIV1	Divide by 1
0x1	DIV2	Divide by 2
0x2	DIV4	Divide by 4
0x3	DIV8	Divide by 8
0x4	DIV16	Divide by 16
0x5	DIV32	Divide by 32
0x6	DIV64	Divide by 64
0x7	DIV128	Divide by 128



14.8.6 APBC Clock Select

Name: APBCSEL

Offset: 0x0B **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							APBCDIV[2:0]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:0 – APBCDIV[2:0]: APBC Prescaler Selection

These bits define the division ratio of the APBC clock prescaler (2ⁿ).

Table 14-10. APBC Prescaler Selection

APBCDIV[2:0]	Name	Description
0x0	DIV1	Divide by 1
0x1	DIV2	Divide by 2
0x2	DIV4	Divide by 4
0x3	DIV8	Divide by 8
0x4	DIV16	Divide by 16
0x5	DIV32	Divide by 32
0x6	DIV64	Divide by 64
0x7	DIV128	Divide by 128



14.8.7 AHB Mask

Name: AHBMASK

Offset: 0x14

Reset: 0x0000007F

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		USB	DMAC	NVMCTRL	DSU	HPB2	HPB1	HPB0
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1

• Bits 31:7 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 6 – USB: USB AHB Clock Enable

0: The AHB clock for the USB is stopped.

1: The AHB clock for the USB is enabled.

• Bit 5 - DMAC: DMAC AHB Clock Enable

0: The AHB clock for the DMAC is stopped.

1: The AHB clock for the DMAC is enabled.

Bit 4 – NVMCTRL: NVMCTRL AHB Clock Enable

0: The AHB clock for the NVMCTRL is stopped.

1: The AHB clock for the NVMCTRL is enabled.

Bit 3 – DSU: DSU AHB Clock Enable

0: The AHB clock for the DSU is stopped.

1: The AHB clock for the DSU is enabled.



- Bit 2 HPB2: HPB2 AHB Clock Enable
 0: The AHB clock for the HPB2 is stopped.
 1: The AHB clock for the HPB2 is enabled.
- Bit 1 HPB1: HPB1 AHB Clock Enable
 0: The AHB clock for the HPB1 is stopped.
 1: The AHB clock for the HPB1 is enabled.
- Bit 0 HPB0: HPB0 AHB Clock Enable
 0: The AHB clock for the HPB0 is stopped.
 1: The AHB clock for the HPB0 is enabled.



14.8.8 APBA Mask

Name: APBAMASK

Offset: 0x18

Reset: 0x0000007F

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
5"	••							40
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		EIC	RTC	WDT	GCLK	SYSCTRL	PM	PAC0
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1

• Bits 31:7 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 6 – EIC: EIC APB Clock Enable

0: The APBA clock for the EIC is stopped.

1: The APBA clock for the EIC is enabled.

• Bit 5 - RTC: RTC APB Clock Enable

0: The APBA clock for the RTC is stopped.

1: The APBA clock for the RTC is enabled.

Bit 4 – WDT: WDT APB Clock Enable

0: The APBA clock for the WDT is stopped.

1: The APBA clock for the WDT is enabled.

Bit 3 – GCLK: GCLK APB Clock Enable

0: The APBA clock for the GCLK is stopped.

1: The APBA clock for the GCLK is enabled.



- Bit 2 SYSCTRL: SYSCTRL APB Clock Enable
 - 0: The APBA clock for the SYSCTRL is stopped.
 - 1: The APBA clock for the SYSCTRL is enabled.
- Bit 1 PM: PM APB Clock Enable
 - 0: The APBA clock for the PM is stopped.
 - 1: The APBA clock for the PM is enabled.
- Bit 0 PAC0: PAC0 APB Clock Enable
 - 0: The APBA clock for the PAC0 is stopped.
 - 1: The APBA clock for the PAC0 is enabled.



14.8.9 APBB Mask

Name: APBBMASK

Offset: 0x1C

Reset: 0x0000007F

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			USB	DMAC	PORT	NVMCTRL	DSU	PAC1
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	1	1	1	1

• Bits 31:6 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 5 – USB: USB APB Clock Enable

0: The APBB clock for the USB is stopped.

1: The APBB clock for the USB is enabled.

Bit 4 – DMAC: DMAC APB Clock Enable

0: The APBB clock for the DMAC is stopped.

1: The APBB clock for the DMAC is enabled.

Bit 3 – PORT: PORT APB Clock Enable

0: The APBB clock for the PORT is stopped.

1: The APBB clock for the PORT is enabled.

Bit 2 – NVMCTRL: NVMCTRL APB Clock Enable

0: The APBB clock for the NVMCTRL is stopped.

1: The APBB clock for the NVMCTRL is enabled.



- Bit 1 DSU: DSU APB Clock Enable
 0: The APBB clock for the DSU is stopped.
 1: The APBB clock for the DSU is enabled.
- Bit 0 PAC1: PAC1 APB Clock Enable
 0: The APBB clock for the PAC1 is stopped.
 1: The APBB clock for the PAC1 is enabled.



14.8.10 APBC Mask

Name: APBCMASK

Offset: 0x20

Reset: 0x00010000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				I2S		DAC	AC	ADC
Access	R	R	R	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8
	TC7	TC6	TC5	TC4	TC3	TCC2	TCC1	TCC0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	SERCOM5	SERCOM4	SERCOM3	SERCOM2	SERCOM1	SERCOM0	EVSYS	PAC2
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:21 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 20 – I2S: I2S APB Clock Enable

0: The APBC clock for the I2S is stopped.

1: The APBC clock for the I2S is enabled.

Bit 19 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 18 – DAC: DAC APB Clock Enable

0: The APBC clock for the DAC is stopped.

1: The APBC clock for the DAC is enabled.

Bit 17 – AC: AC APB Clock Enable

0: The APBC clock for the AC is stopped.

1: The APBC clock for the AC is enabled.



- Bit 16 ADC: ADC APB Clock Enable
 0: The APBC clock for the ADC is stopped.
 1: The APBC clock for the ADC is enabled.
- Bit 15 TC7: TC7 APB Clock Enable
 0: The APBC clock for the TC7 is stopped.
 1: The APBC clock for the TC7 is enabled.
- Bit 14 TC6: TC6 APB Clock Enable
 0: The APBC clock for the TC6 is stopped.
 1: The APBC clock for the TC6 is enabled.
- Bit 13 TC5: TC5 APB Clock Enable
 0: The APBC clock for the TC5 is stopped.
 1: The APBC clock for the TC5 is enabled.
- Bit 12 TC4: TC4 APB Clock Enable
 0: The APBC clock for the TC4 is stopped.
 1: The APBC clock for the TC4 is enabled.
- Bit 11 TC3: TC3 APB Clock Enable
 0: The APBC clock for the TC3 is stopped.
 1: The APBC clock for the TC3 is enabled.
- Bit 10 TCC2: TCC2 APB Clock Enable
 0: The APBC clock for the TCC2 is stopped.
 1: The APBC clock for the TCC2 is enabled.
- Bit 9 TCC1: TCC1 APB Clock Enable
 0: The APBC clock for the TCC1 is stopped.
 1: The APBC clock for the TCC1 is enabled.
- Bit 8 TCC0: TCC0 APB Clock Enable
 0: The APBC clock for the TCC0 is stopped.
 1: The APBC clock for the TCC0 is enabled.
- Bit 7 SERCOM5: SERCOM5 APB Clock Enable
 0: The APBC clock for the SERCOM5 is stopped.
 1: The APBC clock for the SERCOM5 is enabled.
- Bit 6 SERCOM4: SERCOM4 APB Clock Enable
 0: The APBC clock for the SERCOM4 is stopped.
 1: The APBC clock for the SERCOM4 is enabled.
- Bit 5 SERCOM3: SERCOM3 APB Clock Enable
 0: The APBC clock for the SERCOM3 is stopped.
 1: The APBC clock for the SERCOM3 is enabled.
- Bit 4 SERCOM2: SERCOM2 APB Clock Enable
 0: The APBC clock for the SERCOM2 is stopped.
 1: The APBC clock for the SERCOM2 is enabled.
- Bit 3 SERCOM1: SERCOM1 APB Clock Enable
 0: The APBC clock for the SERCOM1 is stopped.
 1: The APBC clock for the SERCOM1 is enabled.



- Bit 2 SERCOM0: SERCOM0 APB Clock Enable
 - 0: The APBC clock for the SERCOM0 is stopped.
 - 1: The APBC clock for the SERCOM0 is enabled.
- Bit 1 EVSYS: EVSYS APB Clock Enable
 - 0: The APBC clock for the EVSYS is stopped.
 - 1: The APBC clock for the EVSYS is enabled.
- Bit 0 PAC2: PAC2 APB Clock Enable
 - 0: The APBC clock for the PAC2 is stopped.
 - 1: The APBC clock for the PAC2 is enabled.



14.8.11 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.

Name: INTENCLR

Offset: 0x34 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	_
							CFD	CKRDY	
Access	R	R	R	R	R	R	R/W	R/W	•
Reset	0	0	0	0	0	0	0	0	

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – CFD: Clock Failure Detector Interrupt Enable

0: The Clock Failure Detector interrupt is disabled.

1: The Clock Failure Detector interrupt is enabled and an interrupt request will be generated when the Clock Failure Detector Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Clock Failure Detector Interrupt Enable bit and the corresponding interrupt request.

Bit 0 – CKRDY: Clock Ready Interrupt Enable

0: The Clock Ready interrupt is disabled.

1: The Clock Ready interrupt is enabled and will generate an interrupt request when the Clock Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Clock Ready Interrupt Enable bit and the corresponding interrupt request.



14.8.12 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x35 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							CFD	CKRDY
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – CFD: Clock Failure Detector Interrupt Enable

0: The Clock Failure Detector interrupt is disabled.

1: The Clock Failure Detector interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Clock Failure Detector Interrupt Enable bit and enable the Clock Failure Detector interrupt.

Bit 0 – CKRDY: Clock Ready Interrupt Enable

0: The Clock Ready interrupt is disabled.

1: The Clock Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Clock Ready Interrupt Enable bit and enable the Clock Ready interrupt.



14.8.13 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x36 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
							CFD	CKRDY
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – CFD: Clock Failure Detector

This flag is cleared by writing a one to the flag.

This flag is set on the next cycle after a clock failure detector occurs and will generate an interrupt request if INTENCLR/SET.CFD is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Clock Failure Detector Interrupt flag.

Bit 0 – CKRDY: Clock Ready

This flag is cleared by writing a one to the flag.

This flag is set when the synchronous CPU and APBx clocks have frequencies as indicated in the CPUSEL and APBxSEL registers, and will generate an interrupt if INTENCLR/SET.CKRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Clock Ready Interrupt flag.



14.8.14 Reset Cause

Name: RCAUSE

Offset: 0x38 **Reset:** 0x01

Property: -

Bit	7	6	5	4	3	2	1	0
		SYST	WDT	EXT		BOD33	BOD12	POR
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	1

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 6 – SYST: System Reset Request

This bit is set if a system reset request has been performed. Refer to the Cortex processor documentation for more details.

Bit 5 – WDT: Watchdog Reset

This flag is set if a Watchdog Timer reset occurs.

• Bit 4 – EXT: External Reset

This flag is set if an external reset occurs.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – BOD33: Brown Out 33 Detector Reset

This flag is set if a BOD33 reset occurs.

• Bit 1 - BOD12: Brown Out 12 Detector Reset

This flag is set if a BOD12 reset occurs.

• Bit 0 - POR: Power On Reset

This flag is set if a POR occurs.



15. SYSCTRL – System Controller

15.1 Overview

The System Controller (SYSCTRL) provides a user interface to the clock sources, brown out detectors, on-chip voltage regulator and voltage reference of the device.

Through the interface registers, it is possible to enable, disable, calibrate and monitor the SYSCTRL sub-peripherals.

All sub-peripheral statuses are collected in the Power and Clocks Status register (PCLKSR - refer to PCLKSR). They can additionally trigger interrupts upon status changes via the INTENSET (INTENSET), INTENCLR (INTENCLR) and INTFLAG (INTFLAG) registers.

Additionally, BOD33 interrupts can be used to wake up the device from standby mode upon a programmed brown-out detection.

15.2 Features


- 0.4-32MHz Crystal Oscillator (XOSC)
 - Tunable gain control
 - Programmable start-up time
 - Crystal or external input clock on XIN I/O
- 32.768kHz Crystal Oscillator (XOSC32K)
 - Automatic or manual gain control
 - Programmable start-up time
 - Crystal or external input clock on XIN32 I/O
- 32.768kHz High Accuracy Internal Oscillator (OSC32K)
 - Frequency fine tuning
 - Programmable start-up time
- 32.768kHz Ultra Low Power Internal Oscillator (OSCULP32K)
 - Ultra low power, always-on oscillator
 - Frequency fine tuning
 - Calibration value loaded from Flash Factory Calibration at reset
- 8MHz Internal Oscillator (OSC8M)
 - Fast startup
 - Output frequency fine tuning
 - 4/2/1MHz divided output frequencies available
 - Calibration value loaded from Flash Factory Calibration at reset
- Digital Frequency Locked Loop (DFLL48M)
 - Internal oscillator with no external components
 - 48MHz output frequency
 - Operates standalone as a high-frequency programmable oscillator in open loop mode
 - · Operates as an accurate frequency multiplier against a known frequency in closed loop mode
- Fractional Digital Phase Locked Loop (FDPLL96M)
 - 48MHz to 96MHz output clock frequency
 - 32KHz to 2MHz input reference clock frequency range
 - Three possible sources for the reference clock
 - Adjustable proportional integral controller
 - Fractional part used to achieve 1/16th of reference clock step
- 3.3V Brown-Out Detector (BOD33)
 - Programmable threshold
 - Threshold value loaded from Flash User Calibration at startup
 - Triggers resets or interrupts
 - Operating modes:
 - Continuous mode



- Sampled mode for low power applications (programmable refresh frequency)
- Hysteresis
- Voltage Reference System (VREF)
 - Bandgap voltage generator with programmable calibration value
 - Temperature sensor
 - Bandgap calibration value loaded from Flash Factory Calibration at startup

15.3 Block Diagram

Figure 15-1. SYSCTRL Block Diagram





15.4 Signal Description

Signal Name	Types	Description
XIN	Analog Input	Multipurpose Crystal Oscillator or external clock generator input
XOUT	Analog Output	External Multipurpose Crystal Oscillator output
XIN32	Analog Input	32kHz Crystal Oscillator or external clock generator input
XOUT32	Analog Output	32kHz Crystal Oscillator output

The I/O lines are automatically selected when XOSC or XOSC32K are enabled.

15.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

15.5.1 I/O Lines

I/O lines are configured by SYSCTRL when either XOSC or XOSC32K are enabled, and need no user configuration.

15.5.2 Power Management

The SYSCTRL can continue to operate in any sleep mode where the selected source clock is running. The SYSCTRL interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

15.5.3 Clocks

The SYSCTRL gathers controls for all device oscillators and provides clock sources to the Generic Clock Controller (GCLK). The available clock sources are: XOSC, XOSC32K, OSC32K, OSCULP32K, OSC8M, DFLL48M and FDPLL96M.

The SYSCTRL bus clock (CLK_SYSCTRL_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_SYSCTRL_APB can be found in the Peripheral Clock Masking section in the "PM – Power Manager" on page 102.

The clock used by BOD33in sampled mode is asynchronous to the user interface clock (CLK_SYSCTRL_APB). Likewise, the DFLL48M control logic uses the DFLL oscillator output, which is also asynchronous to the user interface clock (CLK_SYSCTRL_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 149 for further details.

The FDPLL96M reference clock (CLK FDPLL96M REF) can be selected among three different clock sources:

Table 15-1. Oscillators and Generic Clock inputs for FDPLL96M clock sources connections

Oscillator / Generic Clock	CLK_FDPLL96M_REF Reference Clock source connection
XOSC32K	CLK_DPLL_REF0
XOSC	CLK_DPLL_REF1
GCLK (FDPLL96M)	GCLK_DPLL

The selected clock must be configured and enabled before using the FDPLL96M. If the GCLK is selected as reference clock, it must be configured and enabled in the Generic Clock Controller before using the FDPLL96M. Refer to "GCLK – Generic Clock Controller" on page 80 for details. If the GCLK_DPLL is selected as the source for the



CLK_FDPLL96M_REF, care must be taken to make sure the source for this GCLK is within the valid frequency range for the FDPLL96M.

The XOSC source can be divided inside the FDPLL96M. The user must make sure that the programmable clock divider and XOSC frequency provides a valid CLK_FDPLL96M_REF clock frequency that meets the FDPLL96M input frequency range.

The FDPLL96M requires a 32kHz clock from the GCLK when the FDPLL96M internal lock timer is used. This clock must be configured and enabled in the !Generic Clock Controller before using the FDPLL96M. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

Table 15-2. Generic Clock Input for FDPLL96M

Generic Clock	FDPLL96M
FDPLL96M 32kHz clock	GCLK_DPLL_32K for internal lock timer
FDPLL96M	GCLK_DPLL for CLK_FDPLL96M_REF

15.5.4 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the SYSCTRL interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

15.5.5 Debug Operation

When the CPU is halted in debug mode, the SYSCTRL continues normal operation. If the SYSCTRL is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

If a debugger connection is detected by the system, BOD33 reset will be blocked.

15.5.6 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following registers:

Interrupt Flag Status and Clear register (INTFLAG - refer to INTFLAG)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

15.5.7 Analog Connections

The 32.768kHz crystal must be connected between the XIN32 and XOUT32 pins, and the 0.4-32MHz crystal must be connected between the XIN and XOUT pins, along with any required load capacitors. For details on recommended oscillator characteristics and capacitor load, refer to the "Electrical Characteristics" on page 900 for details.

15.6 Functional Description

15.6.1 Principle of Operation

XOSC, XOSC32K, OSC32K, OSCULP32K, OSC8M, DFLL48M, FDPLL96M, BOD33, and VREF are configured via SYSCTRL control registers. Through this interface, the sub-peripherals are enabled, disabled or have their calibration values updated.



The Power and Clocks Status register gathers different status signals coming from the sub-peripherals controlled by the SYSCTRL. The status signals can be used to generate system interrupts, and in some cases wake up the system from standby mode, provided the corresponding interrupt is enabled.

The oscillator must be enabled to run. The oscillator is enabled by writing a one to the ENABLE bit in the respective oscillator control register, and disabled by writing a zero to the oscillator control register. In idle mode, the default operation of the oscillator is to run only when requested by a peripheral. In standby mode, the default operation of the oscillator is to stop. This behavior can be changed by the user, see below for details.

The behavior of the oscillators in the different sleep modes is shown in Table 15-3 on page 137

Table 15-3. Behavior of the Oscillators

Oscillator	ldle 0, 1, 2	Standby
XOSC	Run on request	Stop
XOSC32K	Run on request	Stop
OSC32K	Run on request	Stop
OSCULP32K	Run	Run
OSC8M	Run on request	Stop
DFLL48M	Run on request	Stop
FDPLL96M	Run on request	Stop

To force an oscillator to always run in idle mode, and not only when requested by a peripheral, the oscillator ONDEMAND bit must be written to zero. The default value of this bit is one, and thus the default operation in idle mode is to run only when requested by a peripheral.

To force the oscillator to run in standby mode, the RUNSTDBY bit must be written to one. The oscillator will then run in standby mode when requested by a peripheral (ONDEMAND is one). To force an oscillator to always run in standby mode, and not only when requested by a peripheral, the ONDEMAND bit must be written to zero and RUNSTDBY must be written to one.

Table 15-4 on page 137 shows the behavior in the different sleep modes, depending on the settings of ONDEMAND and RUNSTDBY.

Table 15-4. Behavior in the different sleep modes

Sleep mode	ONDEMAND	RUNSTDBY	Behavior
Idle 0, 1, 2	0	X	Run
Idle 0, 1, 2	1	Х	Run when requested by a peripheral
Standby	0	0	Stop
Standby	0	1	Run
Standby	1	0	Stop
Standby	1	1	Run when requested by a peripheral

Note that this does not apply to the OSCULP32K oscillator, which is always running and cannot be disabled.

15.6.2 External Multipurpose Crystal Oscillator (XOSC) Operation

The XOSC can operate in two different modes:



- External clock, with an external clock signal connected to the XIN pin
- Crystal oscillator, with an external 0.4-32MHz crystal

The XOSC can be used as a clock source for generic clock generators, as described in the "GCLK – Generic Clock Controller" on page 80.

At reset, the XOSC is disabled, and the XIN/XOUT pins can be used as General Purpose I/O (GPIO) pins or by other peripherals in the system. When XOSC is enabled, the operating mode determines the GPIO usage. When in crystal oscillator mode, the XIN and XOUT pins are controlled by the SYSCTRL, and GPIO functions are overridden on both pins. When in external clock mode, only the XIN pin will be overridden and controlled by the SYSCTRL, while the XOUT pin can still be used as a GPIO pin.

The XOSC is enabled by writing a one to the Enable bit in the External Multipurpose Crystal Oscillator Control register (XOSC.ENABLE). To enable the XOSC as a crystal oscillator, a one must be written to the XTAL Enable bit (XOSC.XTALEN). If XOSC.XTALEN is zero, external clock input will be enabled.

When in crystal oscillator mode (XOSC.XTALEN is one), the External Multipurpose Crystal Oscillator Gain (XOSC.GAIN) must be set to match the external crystal oscillator frequency. If the External Multipurpose Crystal Oscillator Automatic Amplitude Gain Control (XOSC.AMPGC) is one, the oscillator amplitude will be automatically adjusted, and in most cases result in a lower power consumption.

The XOSC will behave differently in different sleep modes based on the settings of XOSC.RUNSTDBY, XOSC.ONDEMAND and XOSC.ENABLE:

XOSC.RUNSTDBY	XOSC.ONDEMAND	XOSC.ENABLE	Sleep Behavior
-	-	0	Disabled
0	0	1	Always run in IDLE sleep modes. Disabled in STANDBY sleep mode.
0	1	1	Only run in IDLE sleep modes if requested by a peripheral. Disabled in STANDBY sleep mode.
1	0	1	Always run in IDLE and STANDBY sleep modes.
1	1	1	Only run in IDLE or STANDBY sleep modes if requested by a peripheral.

After a hard reset, or when waking up from a sleep mode where the XOSC was disabled, the XOSC will need a certain amount of time to stabilize on the correct frequency. This start-up time can be configured by changing the Oscillator Start-Up Time bit group (XOSC.STARTUP) in the External Multipurpose Crystal Oscillator Control register. During the start-up time, the oscillator output is masked to ensure that no unstable clock propagates to the digital logic. The External Multipurpose Crystal Oscillator Ready bit in the Power and Clock Status register (PCLKSR.XOSCRDY) is set when the user-selected startup time is over. An interrupt is generated on a zero-to-one transition on PCLKSR.XOSCRDY if the External Multipurpose Crystal Oscillator Ready bit in the Interrupt Enable Set register (INTENSET.XOSCRDY) is set.

Note: Do not enter standby mode when an oscillator is in startup:

Wait for the OSCxRDY bit in SYSCTRL.PCLKSR register to be set before going into standby mode.

15.6.3 32kHz External Crystal Oscillator (XOSC32K) Operation

The XOSC32K can operate in two different modes:

- External clock, with an external clock signal connected to XIN32
- Crystal oscillator, with an external 32.768kHz crystal connected between XIN32 and XOUT32

The XOSC32K can be used as a source for generic clock generators, as described in the "GCLK – Generic Clock Controller" on page 80.



At power-on reset (POR) the XOSC32K is disabled, and the XIN32/XOUT32 pins can be used as General Purpose I/O (GPIO) pins or by other peripherals in the system. When XOSC32K is enabled, the operating mode determines the GPIO usage. When in crystal oscillator mode, XIN32 and XOUT32 are controlled by the SYSCTRL, and GPIO functions are overridden on both pins. When in external clock mode, only the XIN32 pin will be overridden and controlled by the SYSCTRL, while the XOUT32 pin can still be used as a GPIO pin.

The external clock or crystal oscillator is enabled by writing a one to the Enable bit (XOSC32K.ENABLE) in the 32kHz External Crystal Oscillator Control register. To enable the XOSC32K as a crystal oscillator, a one must be written to the XTAL Enable bit (XOSC32K.XTALEN). If XOSC32K.XTALEN is zero, external clock input will be enabled.

The oscillator is disabled by writing a zero to the Enable bit (XOSC32K.ENABLE) in the 32kHz External Crystal Oscillator Control register while keeping the other bits unchanged. Writing to the XOSC32K.ENABLE bit while writing to other bits may result in unpredictable behavior. The oscillator remains enabled in all sleep modes if it has been enabled beforehand. The start-up time of the 32kHz External Crystal Oscillator is selected by writing to the Oscillator Start-Up Time bit group (XOSC32K.STARTUP) in the in the 32kHz External Crystal Oscillator Control register. The SYSCTRL masks the oscillator output during the start-up time to ensure that no unstable clock propagates to the digital logic. The 32kHz External Crystal Oscillator Ready bit (PCLKSR.XOSC32KRDY) in the Power and Clock Status register is set when the user-selected startup time is over. An interrupt is generated on a zero-to-one transition of PCLKSR.XOSC32KRDY if the 32kHz External Crystal Oscillator Ready bit (INTENSET.XOSC32KRDY) in the Interrupt Enable Set Register is set.

As a crystal oscillator usually requires a very long start-up time (up to one second), the 32kHz External Crystal Oscillator will keep running across resets, except for power-on reset (POR).

XOSC32K can provide two clock outputs when connected to a crystal. The XOSC32K has a 32.768kHz output enabled by writing a one to the 32kHz External Crystal Oscillator 32kHz Output Enable bit (XOSC32K.EN32K) in the 32kHz External Crystal Oscillator Control register. The XOSC32K also has a 1.024kHz clock output enabled by writing a one to the 32kHz External Crystal Oscillator 1kHz Output Enable bit (XOSC32K.EN1K) in the External 32kHz Crystal Oscillator Control register. XOSC32K.EN32K and XOSC32K.EN1K are only usable when XIN32 is connected to a crystal, and not when an external digital clock is applied on XIN32.

Note: Do not enter standby mode when an oscillator is in startup:
Wait for the OSCxRDY bit in SYSCTRL.PCLKSR register to be set before going into standby mode.

15.6.4 32kHz Internal Oscillator (OSC32K) Operation

The OSC32K provides a tunable, low-speed and low-power clock source.

The OSC32K can be used as a source for the generic clock generators, as described in the "GCLK – Generic Clock Controller" on page 80.

The OSC32K is disabled by default. The OSC32K is enabled by writing a one to the 32kHz Internal Oscillator Enable bit (OSC32K.ENABLE) in the 32kHz Internal Oscillator Control register. It is disabled by writing a zero to OSC32K.ENABLE. The OSC32K has a 32.768kHz output enabled by writing a one to the 32kHz Internal Oscillator 32kHz Output Enable bit (OSC32K.EN32K). The OSC32K also has a 1.024kHz clock output enabled by writing a one to the 32kHz Internal Oscillator 1kHz Output Enable bit (OSC32K.EN1K).

The frequency of the OSC32K oscillator is controlled by the value in the 32kHz Internal Oscillator Calibration bits (OSC32K.CALIB) in the 32kHz Internal Oscillator Control register. The OSC32K.CALIB value must be written by the user. Flash Factory Calibration values are stored in the NVM Software Calibration Area (refer to "NVM Software Calibration Area Mapping" on page 21). When writing to the Calibration bits, the user must wait for the PCLKSR.OSC32KRDY bit to go high before the value is committed to the oscillator.

15.6.5 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Operation

The OSCULP32K provides a tunable, low-speed and ultra-low-power clock source. The OSCULP32K is factory-calibrated under typical voltage and temperature conditions. The OSCULP32K should be preferred to the OSC32K whenever the power requirements are prevalent over frequency stability and accuracy.



The OSCULP32K can be used as a source for the generic clock generators, as described in the "GCLK – Generic Clock Controller" on page 80.

The OSCULP32K is enabled by default after a power-on reset (POR) and will always run except during POR. The OSCULP32K has a 32.768kHz output and a 1.024kHz output that are always running.

The frequency of the OSCULP32K oscillator is controlled by the value in the 32kHz Ultra Low Power Internal Oscillator Calibration bits (OSCULP32K.CALIB) in the 32kHz Ultra Low Power Internal Oscillator Control register.

OSCULP32K.CALIB is automatically loaded from Flash Factory Calibration during startup, and is used to compensate for process variation, as described in the "Electrical Characteristics" on page 900. The calibration value can be overridden by the user by writing to OSCULP32K.CALIB.

15.6.6 8MHz Internal Oscillator (OSC8M) Operation

OSC8M is an internal oscillator operating in open-loop mode and generating an 8MHz frequency. The OSC8M is factory-calibrated under typical voltage and temperature conditions.

OSC8M is the default clock source that is used after a power-on reset (POR). The OSC8M can be used as a source for the generic clock generators, as described in the "GCLK – Generic Clock Controller" on page 80.

In order to enable OSC8M, the Oscillator Enable bit in the OSC8M Control register (OSC8M.ENABLE) must be written to one. OSC8M will not be enabled until OSC8M.ENABLE is set. In order to disable OSC8M, OSC8M.ENABLE must be written to zero. OSC8M will not be disabled until OSC8M is cleared.

The frequency of the OSC8M oscillator is controlled by the value in the calibration bits (OSC8M.CALIB) in the OSC8M Control register. CALIB is automatically loaded from Flash Factory Calibration during startup, and is used to compensate for process variation, as described in the "Electrical Characteristics" on page 900.

The user can control the oscillation frequency by writing to the Frequency Range (FRANGE) and Calibration (CALIB) bit groups in the 8MHz RC Oscillator Control register (OSC8M). The FRANGE and CALIB bit groups should only be updated when the OSC8M is disabled. As this is in open-loop mode, the frequency will be voltage, temperature and process dependent. Refer to the "Electrical Characteristics" on page 900 for details.

OSC8M is automatically switched off in certain sleep modes to reduce power consumption, as described in the "PM – Power Manager" on page 102.

15.6.7 Digital Frequency Locked Loop (DFLL48M) Operation

The DFLL48M can operate in both open-loop mode and closed-loop mode. In closed-loop mode, a low-frequency clock with high accuracy can be used as the reference clock to get high accuracy on the output clock (CLK_DFLL48M).

The DFLL48M can be used as a source for the generic clock generators, as described in the "GCLK – Generic Clock Controller" on page 80.

15.6.7.1 Basic Operation

Open-Loop Operation

After any reset, the open-loop mode is selected. When operating in open-loop mode, the output frequency of the DFLL48M will be determined by the values written to the DFLL Coarse Value bit group and the DFLL Fine Value bit group (DFLLVAL.COARSE and DFLLVAL.FINE) in the DFLL Value register.

It is possible to change the values of DFLLVAL.COARSE and DFLLVAL.FINE and thereby the output frequency of the DFLL48M output clock, CLK_DFLL48M, while the DFLL48M is enabled and in use. CLK_DFLL48M is ready to be used when PCLKSR.DFLLRDY is set after enabling the DFLL48M.

Closed-Loop Operation

In closed-loop operation, the output frequency is continuously regulated against a reference clock. Once the multiplication factor is set, the oscillator fine tuning is automatically adjusted. The DFLL48M must be correctly configured before closed-loop operation can be enabled. After enabling the DFLL48M, it must be configured in the following way:



- 1. Enable and select a reference clock (CLK_DFLL48M_REF). CLK_DFLL48M_REF is Generic Clock Channel 0 (DFLL48M_Reference). Refer to "GCLK Generic Clock Controller" on page 80 for details.
- 2. Select the maximum step size allowed in finding the Coarse and Fine values by writing the appropriate values to the DFLL Coarse Maximum Step and DFLL Fine Maximum Step bit groups (DFLLMUL.CSTEP and DFLL-MUL.FSTEP) in the DFLL Multiplier register. A small step size will ensure low overshoot on the output frequency, but will typically result in longer lock times. A high value might give a large overshoot, but will typically provide faster locking. DFLLMUL.CSTEP and DFLLMUL.FSTEP should not be higher than 50% of the maximum value of DFLLVAL.COARSE and DFLLVAL.FINE, respectively.
- 3. Select the multiplication factor in the DFLL Multiply Factor bit group (DFLLMUL.MUL) in the DFLL Multiplier register. Care must be taken when choosing DFLLMUL.MUL so that the output frequency does not exceed the maximum frequency of the DFLL. If the target frequency is below the minimum frequency of the DFLL48M, the output frequency will be equal to the DFLL minimum frequency.
- 4. Start the closed loop mode by writing a one to the DFLL Mode Selection bit (DFLLCTRL.MODE) in the DFLL Control register.

The frequency of CLK_DFLL48M (F_{clkdfll48m}) is given by:

$$F_{clkdfll48m} = DFLLMUL \cdot MUL \times F_{clkdfll48mref}$$

where F_{clkdfll48mref} is the frequency of the reference clock (CLK_DFLL48M_REF). DFLLVAL.COARSE and DFLLVAL.FINE are read-only in closed-loop mode, and are controlled by the frequency tuner to meet user specified frequency. In closed-loop mode, the value in DFLLVAL.COARSE is used by the frequency tuner as a starting point for Coarse. Writing DFLLVAL.COARSE to a value close to the final value before entering closed-loop mode will reduce the time needed to get a lock on Coarse.

Frequency Locking

The locking of the frequency in closed-loop mode is divided into two stages. In the first, coarse stage, the control logic quickly finds the correct value for DFLLVAL.COARSE and sets the output frequency to a value close to the correct frequency. On coarse lock, the DFLL Locked on Coarse Value bit (PCLKSR.DFLLLOCKC) in the Power and Clocks Status register will be set.

In the second, fine stage, the control logic tunes the value in DFLLVAL.FINE so that the output frequency is very close to the desired frequency. On fine lock, the DFLL Locked on Fine Value bit (PCLKSR.DFLLLOCKF) in the Power and Clocks Status register will be set.

Interrupts are generated by both PCLKSR.DFLLLOCKC and PCLKSR.DFLLLOCKF if INTENSET.DFLLOCKC or INTENSET.DFLLOCKF are written to one.

CLK_DFLL48M is ready to be used when the DFLL Ready bit (PCLKSR.DFLLRDY) in the Power and Clocks Status register is set, but the accuracy of the output frequency depends on which locks are set. For lock times, refer to the "Electrical Characteristics" on page 900.

Frequency Error Measurement

The ratio between CLK_DFLL48M_REF and CLK48M_DFLL is measured automatically when the DFLL48M is in closed-loop mode. The difference between this ratio and the value in DFLLMUL.MUL is stored in the DFLL Multiplication Ratio Difference bit group(DFLLVAL.DIFF) in the DFLL Value register. The relative error on CLK_DFLL48M compared to the target frequency is calculated as follows:

$$ERROR = \frac{DIFF}{MUL}$$

Drift Compensation

If the Stable DFLL Frequency bit (DFLLCTRL.STABLE) in the DFLL Control register is zero, the frequency tuner will automatically compensate for drift in the CLK_DFLL48M without losing either of the locks. This means that DFLLVAL.FINE can change after every measurement of CLK_DFLL48M. If the DFLLVAL.FINE value overflows or



underflows due to large drift in temperature and/or voltage, the DFLL Out Of Bounds bit (PCLKSR.DFLLOOB) in the Power and Clocks Status register will be set. After an Out of Bounds error condition, the user must rewrite DFLLMUL.MUL to ensure correct CLK_DFLL48M frequency. An interrupt is generated on a zero-to-one transition on PCLKSR.DFLLOOB if the DFLL Out Of Bounds bit (INTENSET.DFLLOOB) in the Interrupt Enable Set register is set. This interrupt will also be triggered if the tuner is not able to lock on the correct Coarse value.

Reference Clock Stop Detection

If CLK_DFLL48M_REF stops or is running at a very low frequency (slower than CLK_DFLL48M/(2 * MUL_{MAX})), the DFLL Reference Clock Stopped bit (PCLKSR.DFLLRCS) in the Power and Clocks Status register will be set. Detecting a stopped reference clock can take a long time, on the order of 2¹⁷ CLK_DFLL48M cycles. When the reference clock is stopped, the DFLL48M will operate as if in open-loop mode. Closed-loop mode operation will automatically resume if the CLK_DFLL48M_REF is restarted. An interrupt is generated on a zero-to-one transition on PCLKSR.DFLLRCS if the DFLL Reference Clock Stopped bit (INTENSET.DFLLRCS) in the Interrupt Enable Set register is set.

15.6.7.2 Additional Features

Dealing with Delay in the DFLL in Closed-Loop Mode

The time from selecting a new CLK_DFLL48M frequency until this frequency is output by the DFLL48M can be up to several microseconds. If the value in DFLLMUL.MUL is small, this can lead to instability in the DFLL48M locking mechanism, which can prevent the DFLL48M from achieving locks. To avoid this, a chill cycle, during which the CLK_DFLL48M frequency is not measured, can be enabled. The chill cycle is enabled by default, but can be disabled by writing a one to the DFLL Chill Cycle Disable bit (DFLLCTRL.CCDIS) in the DFLL Control register. Enabling chill cycles might double the lock time.

Another solution to this problem consists of using less strict lock requirements. This is called Quick Lock (QL), which is also enabled by default, but it can be disabled by writing a one to the Quick Lock Disable bit (DFLLCTRL.QLDIS) in the DFLL Control register. The Quick Lock might lead to a larger spread in the output frequency than chill cycles, but the average output frequency is the same.

USB Clock Recovery Mode

USB Clock Recovery mode can be used to create the 48MHz USB clock from the USB Start Of Frame (SOF). The mode is enabled by writing a one to the USB Clock Recovery Mode bit in DFLL Control register (DFLLCTRL.USBCRM).

The SOF signal from USB device will be used as reference clock (CLK_DFLL_REF), ignoring the selected generic clock reference. When the USB device is connected, a SOF will be sent every 1ms, thus DFLLVAL.MUX bits should be written to 0xBB80 to obtain a 48MHz clock. In USB clock recovery mode, the DFLLCTRL.BPLCKC bit state is ignored and the value stored in the DFLLVAL.COARSE will be used as COARSE final value. The lock procedure will also go instantaneously to the fine lock search. The COARSE calibration value can be loaded from NVM OTP row by software. DFLLCTRL.QLDIS bit must be cleared and DFLLCTRL.CCDIS should be set to speed up the lock phase. The DFLLCTRL.STABLE bit state is ignored to let an auto jitter reduction mechanism working instead.

Wake from Sleep Modes

DFLL48M can optionally reset its lock bits when it is disabled. This is configured by the Lose Lock After Wake bit (DFLLCTRL.LLAW) in the DFLL Control register. If DFLLCTRL.LLAW is zero, the DFLL48M will be re-enabled and start running with the same configuration as before being disabled, even if the reference clock is not available. The locks will not be lost. When the reference clock has restarted, the Fine tracking will quickly compensate for any frequency drift during sleep if DFLLCTRL.STABLE is zero. If DFLLCTRL.LLAW is one when the DFLL is turned off, the DFLL48M will lose all its locks, and needs to regain these through the full lock sequence.

Accuracy

There are three main factors that determine the accuracy of $F_{clkdfll48m}$. These can be tuned to obtain maximum accuracy when fine lock is achieved.

- Fine resolution: The frequency step between two Fine values. This is relatively smaller for high output frequencies.
- Resolution of the measurement: If the resolution of the measured F_{clkdfll48m} is low, i.e., the ratio between the CLK_DFLL48M frequency and the CLK_DFLL48M_REF frequency is small, then the DFLL48M might lock at a



frequency that is lower than the targeted frequency. It is recommended to use a reference clock frequency of 32kHz or lower to avoid this issue for low target frequencies.

The accuracy of the reference clock.

15.6.8 FDPLL96M – Fractional Digital Phase-Locked Loop Controller

15.6.8.1 Overview


The FDPLL96M controller allows flexible interface to the core digital function of the Digital Phase Locked Loop (DPLL). The FDPLL96M integrates a digital filter with a proportional integral controller, a Time-to-Digital Converter (TDC), a test mode controller, a Digitally Controlled Oscillator (DCO) and a PLL controller. It also provides a fractional multiplier of frequency N between the input and output frequency. The CLK_FDPLL96M_REF is the DPLL input clock reference. The selectable sources for the reference clock are CLK_DPLL_REF0, CLK_DPLL_REF1 and GCLK_DPLL. The path between CLK_DPLL_REF1 and input multiplexer integrates a clock divider. The output clock of the FDPLL96M is CK_GATED. The state of the CK_GATED clock only depends on the FDPLL96M internal control of the final clock gater CG. A valid 32khz clock is required (GCLK_DPLL_32K clock) when the FDPLL96M internal lock timer is used.

15.6.8.2 Features

- 48 to 96MHz output clock from a 32kHz to 2MHz input reference clock.
- Three possible sources for the reference clock CLK_FDPLL96M_REF.
- Adjustable Proportional Integral Controller.
- Fractional Part used to achieve 1/16th of reference clock step.
- Embedded test mode controller

15.6.8.3 Block Diagram

Figure 15-2. FDPLL96M Block Diagram.



15.6.8.4 Signal Description

Signal	Description	Туре
RESET	Digital Input	External Reset

Refer to the Peripheral Multiplexing on I/O Lines section in the Pinout and Block Diagram chapter for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

15.6.8.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.



Interrupts

The interrupt request line is connected to the interrupt controller. Using the FDPLL96M interrupt(s) requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

15.6.8.6 Principle of Operation

The task of the FDPLL96M is to maintain coherence between the input reference clock signal (CLK_FDPLL96M_REF) and the respective output frequency CK via phase comparison. The FDPLL96M supports three independent sources of clocks CLK_DPLL_REF0, CLK_DPLL_REF1 and GCLK_DPLL. When the FDPLL96M is enabled, the relationship between the reference clock (CLK_FDPLL96M_REF) frequency and the output clock (CK_GATED) frequency is defined below.

$$f_{ck_gated} = f_{clk_fdpll96m_ref} \times \left(LDR + 1 + \frac{LDRFRAC}{16} \right)$$

Where LDR is the loop divider ratio integer part, LDRFRAC is the loop divider ratio fractional part, f_{ckrx} is the frequency of the selected reference clock and f_{ck} is the frequency of the FDPLL96M output clock. As previously stated a clock divider exist between CLK DPLL REF1 and CLK FDPLL96M REF. The frequency between the two clocks is defined below.

$$f_{clk_fdpll96m_ref} = f_{clk_dpll_ref1} \times \left(\frac{1}{2 \times (DIV + 1)}\right)$$

When the FDPLL96M is disabled, the output clock is reset. If the loop divider ratio fractional part (DPLLRATIO.LDRFRAC) field is reset, the FDPLL96M works in integer mode, otherwise the fractional mode is activated. It shall be noted that fractional part has a negative impact on the jitter of the FDPLL96M.

Example (integer mode only): assuming f_{ckr} = 32kHz and f_{ck} = 48MHz, the multiplication ratio is 1500. It means that LDR shall be set to 1499.

Example (fractional mode): assuming f_{ckr} = 32 kHz and f_{ck} = 48.006MHz, the multiplication ratio is 1500.1875 (1500 + 3/16). Thus LDR is set to 1499 and LDRFRAC to 3.

15.6.8.7 Basic Operation

Initialization, Enabling, Disabling and Resetting

The FDPLL96M is enabled by writing a one to the Enable bit in the DPLL Control A register (DPLLCTRLA.ENABLE). The FDPLL96M is disabled by writing a zero to DPLLCTRLA.ENABLE. The frequency of the FDPLL96M output clock CK is stable when the module is enabled and when the DPLL Lock Status bit in the DPLL Status register (DPLLSTATUS.LOCK) bit is set. When DPLLCTRLB.LTIME is different from 0, a user defined lock time is used to validate the lock operation. In this case the lock time is constant. If DPLLCTRLB.LTIME is reset, the lock signal is linked with the status bit of the DPLL, the lock time vary depending on the filter selection and final target frequency.

When DPLLCTRLB.WUF is set, the wake up fast mode is activated. In that mode the clock gating cell is enabled at the end of the startup time. At that time, the final frequency is not stable as it is still in the acquisition period, but it allows to save several milliseconds. After first acquisition, DPLLCTRLB.LBYPASS indicates if the Lock signal is discarded from the control of the clock gater generating the output clock CK_GATED.

Table 15-5. CK_GATED behavior from startup to first edge detection.

WUF	LTIME	CK_GATED Behavior
0	0	Normal Mode: First Edge when lock is asserted
0	Not Equal To Zero	Lock Timer Timeout mode: First Edge when the timer downcounts to 0.
1	X	Wake Up Fast Mode: First Edge when CK is active (startup time)



Table 15-6. CK_GATED behavior after First Edge detection.

LBYPASS	CK_GATED Behavior
0	Normal Mode: the CK_GATED is turned off when lock signal is low.
1	Lock Bypass Mode: the CK_GATED is always running, lock is irrelevant.

Figure 15-3. CK and CK_GATED Output from FDPLL96M Off Mode to Running Mode






Figure 15-4. CK and CK_GATED Output from FDPLL96M Off Mode to Running Mode when Wake-Up Fast is Activated










15.6.8.8 Reference Clock Switching

When a software operation requires reference clock switching, the normal operation is to disable the FDPLL96M, modify the DPLLCTRLB.REFCLK to select the desired reference source and activate the FDPLL96M again.

15.6.8.9 Loop Divider Ratio updates

The FDPLL96M supports on-the-fly update of the DPLLRATIO register, so it is allowed to modify the loop divider ratio and the loop divider ratio fractional part when the FDPLL96M is enabled. At that time, the DPLLSTATUS.LOCK bit is cleared and set again by hardware when the output frequency reached a stable state. The DPLL Lock Fail bit in the Interrupt Flag Status and Clear register (INTFLAG.DPLLLCK) is set when a falling edge has been detected. The flag is cleared when the software write a one to the interrupt flag bit location.

Figure 15-6. RATIOCTRL Register Update Operation



15.6.8.10 Digital Filter Selection

The PLL digital filter (PI controller) is automatically adjusted in order to provide a good compromise between stability and jitter. Nevertheless a software operation can override the filter setting using the DPLLCTRLB.FILTER field. The DPLLCTRLB.LPEN field can be use to bypass the TDC module.



15.6.9 3.3V Brown-Out Detector Operation

The 3.3V BOD monitors the 3.3V VDDANA supply (BOD33). It supports continuous or sampling modes.

The threshold value action (reset the device or generate an interrupt), the Hysteresis configuration, as well as the enable/disable settings are loaded from Flash User Calibration at startup, and can be overridden by writing to the corresponding BOD33 register bit groups.

15.6.9.1 3.3V Brown-Out Detector (BOD33)

The 3.3V Brown-Out Detector (BOD33) monitors the VDDANA supply and compares the voltage with the brown-out threshold level set in the BOD33 Level bit group (BOD33.LEVEL) in the BOD33 register. The BOD33 can generate either an interrupt or a reset when VDDANA crosses below the brown-out threshold level. The BOD33 detection status can be read from the BOD33 Detection bit (PCLKSR.BOD33DET) in the Power and Clocks Status register.

At startup or at power-on reset (POR), the BOD33 register values are loaded from the Flash User Row. Refer to "NVM User Row Mapping" on page 20 for more details.

15.6.9.2 Continuous Mode

When the BOD33 Mode bit (BOD33.MODE) in the BOD33 register is written to zero and the BOD33 is enabled, the BOD33 operates in continuous mode. In this mode, the BOD33 is continuously monitoring the VDDANA supply voltage. Continuous mode is the default mode for BOD33.

15.6.9.3 Sampling Mode

The sampling mode is a low-power mode where the BOD33 is being repeatedly enabled on a sampling clock's ticks. The BOD33 will monitor the supply voltage for a short period of time and then go to a low-power disabled state until the next sampling clock tick.


Sampling mode is enabled by writing one to BOD33.MODE. The frequency of the clock ticks (F_{clksampling}) is controlled by the BOD33 Prescaler Select bit group (BOD33.PSEL) in the BOD33 register.

$$F_{clksampling} = \frac{F_{clkprescaler}}{2^{(PSEL+1)}}$$

The prescaler signal (F_{clkorescaler}) is a 1kHz clock, output from the32kHz Ultra Low Power Oscillator, OSCULP32K.

As the sampling mode clock is different from the APB clock domain, synchronization among the clocks is necessary. Figure 15-7 shows a block diagram of the sampling mode. The BOD33Synchronization Ready bits (PCLKSR.B33SRDY) in the Power and Clocks Status register show the synchronization ready status of the synchronizer. Writing attempts to the BOD33 register are ignored while PCLKSR.B33SRDY is zero.

Figure 15-7. Sampling Mode Block diagram





The BOD33 Clock Enable bit (BOD33.CEN) in the BOD33 registershould always be disabled before changing the prescaler value. To change the prescaler value for the BOD33during sampling mode, the following steps need to be taken:

- 1. Wait until the PCLKSR.B33SRDY bit is set.
- 2. Write the selected value to the BOD33.PSEL bit group.

15.6.9.4 Hysteresis

The hysteresis functionality can be used in both continuous and sampling mode. Writing a one to the BOD33 Hysteresis bit (BOD33.HYST) in the BOD33 register will add hysteresis to the BOD33 threshold level.

15.6.10 Voltage Reference System Operation

The Voltage Reference System (VREF) consists of a Bandgap Reference Voltage Generator and a temperature sensor.

The Bandgap Reference Voltage Generator is factory-calibrated under typical voltage and temperature conditions.

At reset, the VREF.CAL register value is loaded from Flash Factory Calibration.

The temperature sensor can be used to get an absolute temperature in the temperature range of CMIN to CMAX degrees Celsius. The sensor will output a linear voltage proportional to the temperature. The output voltage and temperature range are located in the "Electrical Characteristics" on page 900. To calculate the temperature from a measured voltage, the following formula can be used:

$$C_{MIN} + (Vmes - Vout_{MAX}) \frac{\Delta temperature}{\Delta voltage}$$

15.6.10.1 User Control of the Voltage Reference System

To enable the temperature sensor, write a one the Temperature Sensor Enable bit (VREF.TSEN) in the VREF register.

The temperature sensor can be redirected to the ADC for conversion. The Bandgap Reference Voltage Generator output can also be routed to the ADC if the Bandgap Output Enable bit (VREF.BGOUTEN) in the VREF register is set.

The Bandgap Reference Voltage Generator output level is determined by the CALIB bit group (VREF.CALIB) value in the VREF register. The default calibration value can be overridden by the user by writing to the CALIB bit group.

15.6.11 DMA Operation

Not applicable.

15.6.12 Interrupts

The SYSCTRL has the following interrupt sources:

- XOSCRDY Multipurpose Crystal Oscillator Ready: A "0-to-1" transition on the PCLKSR.XOSCRDY bit is detected
- XOSC32KRDY 32kHz Crystal Oscillator Ready: A "0-to-1" transition on the PCLKSR.XOSC32KRDY bit is detected
- OSC32KRDY 32kHz Internal Oscillator Ready: A "0-to-1" transition on the PCLKSR.OSC32KRDY bit is detected
- OSC8MRDY 8MHz Internal Oscillator Ready: A "0-to-1" transition on the PCLKSR.OSC8MRDY bit is detected
- DFLLRDY DFLL48M Ready: A "0-to-1" transition on the PCLKSR.DFLLRDY bit is detected
- DFLLOOB DFLL48M Out Of Boundaries: A "0-to-1" transition on the PCLKSR.DFLLOOB bit is detected
- DFLLLOCKF DFLL48M Fine Lock: A "0-to-1" transition on the PCLKSR.DFLLLOCKF bit is detected
- DFLLLOCKC DFLL48M Coarse Lock: A "0-to-1" transition on the PCLKSR.DFLLLOCKC bit is detected
- DFLLRCS DFLL48M Reference Clock has Stopped: A "0-to-1" transition on the PCLKSR.DFLLRCS bit is detected
- BOD33RDY BOD33 Ready: A "0-to-1" transition on the PCLKSR.BOD33RDY bit is detected
- BOD33DET BOD33 Detection: A "0-to-1" transition on the PCLKSR.BOD33DET bit is detected
- B33SRDY BOD33 Synchronization Ready: A "0-to-1" transition on the PCLKSR.B33SRDY bit is detected
- PLL Lock (LOCK): Indicates that the DPLL Lock bit is asserted.
- PLL Lock Lost (LOCKL): Indicates that a falling edge has been detected on the Lock bit during normal operation mode.
- PLL Lock Timer Timeout (LTTO): This interrupt flag indicates that the software defined time DPLLCTRLB.LTIME has elapsed since the start of the FDPLL96M.



Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear (INTFLAG) register is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled, or the SYSCTRL is reset. See Interrupt Flag Status and Clear (INTFLAG) register for details on how to clear interrupt flags.

All interrupt requests from the peripheral are ORed together on system level to generate one combined interrupt request to the NVIC. Refer to "Nested Vector Interrupt Controller" on page 23 for details. The user must read the INTFLAG register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

15.6.13 Synchronization

Due to the multiple clock domains, values in the DFLL48M control registers need to be synchronized to other clock domains. The status of this synchronization can be read from the Power and Clocks Status register (PCLKSR). Before writing to any of the DFLL48M control registers, the user must check that the DFLL Ready bit (PCLKSR.DFLLRDY) in PCLKSR is set to one. When this bit is set, the DFLL48M can be configured and CLK_DFLL48M is ready to be used. Any write to any of the DFLL48M control registers while DFLLRDY is zero will be ignored. An interrupt is generated on a zero-to-one transition of DFLLRDY if the DFLLRDY bit (INTENSET.DFLLDY) in the Interrupt Enable Set register is set.

In order to read from any of the DFLL48M configuration registers, the user must request a read synchronization by writing a one to DFLLSYNC.READREQ. The registers can be read only when PCLKSR.DFLLRDY is set. If DFLLSYNC.READREQ is not written before a read, a synchronization will be started, and the bus will be halted until the synchronization is complete. Reading the DFLL48M registers when the DFLL48M is disabled will not halt the bus.

The prescaler counter used to trigger one-shot brown-out detections also operates asynchronously from the peripheral bus. As a consequence, the prescaler registers require synchronization when written or read. The synchronization results in a delay from when the initialization of the write or read operation begins until the operation is complete.

The write-synchronization is triggered by a write to the BOD33 control register. The Synchronization Ready bit (PCLKSR.B33SRDY) in the PCLKSR register will be cleared when the write-synchronization starts and set when the write-synchronization is complete. When the write-synchronization is ongoing (PCLKSR.B33SRDYis zero), an attempt to do any of the following will cause the peripheral bus to stall until the synchronization is complete:

- Writing to the BOD33control register
- Reading the BOD33 control register that was written

The user can either poll PCLKSR.B33SRDY or use the INTENSET.B33SRDY interrupts to check when the synchronization is complete. It is also possible to perform the next read/write operation and wait, as this next operation will be completed after the ongoing read/write operation is synchronized.



15.7 Register Summary

Table 15-7. Register Summary

		5.4	1					1		
Offset	Name	Bit Pos.								
0x00		7:0	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
0x01	INTENCLR	15:8	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
0x02	INTLINOLIX	23:16							DPLLLTO	DPLLLCKF
0x03		31:24								
0x04		7:0	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
0x05	INTENOET	15:8	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
0x06	INTENSET	23:16							DPLLLTO	DPLLLCKF
0x07		31:24								
0x08		7:0	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
0x09		15:8	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
0x0A	INTFLAG	23:16							DPLLLTO	DPLLLCKF
0x0B		31:24								
0x0C		7:0	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
0x0D		15:8	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
0x0E	PCLKSR	23:16							DPLLLTO	DPLLLCKF
0x0F		31:24								
0x10		7:0	ONDEMAND	RUNSTDBY				XTALEN	ENABLE	
0x11	XOSC	15:8		START	UP[3:0]		AMPGC GAIN[2:0]			
0x12	Reserved									
0x13	Reserved									
0x14	.,	7:0	ONDEMAND	RUNSTDBY	AAMPEN	EN1K	EN32K	XTALEN	ENABLE	
0x15	XOSC32K	15:8				WRTLOCK			STARTUP[2:0]	
0x16	Reserved									
0x17	Reserved									
0x18		7:0	ONDEMAND	RUNSTDBY			EN1K	EN32K	ENABLE	
0x19		15:8				WRTLOCK			STARTUP[2:0]	
0x1A	OSC32K	23:16					CALIB[6:0]	I.		
0x1B	-	31:24								
0x1C	OSCULP32K	7:0	WRTLOCK					CALIB[4:0]		
0x1D										
 0x1F	Reserved									
0x1F		7:0	ONDEMAND	RUNSTDBY					ENABLE	
			OINDEINAIND	KUNSTUBT						C[1:0]
0x21	OSC8M	15:8				CALL	D[7:0]		PRES	O[1.0]
0x22		23:16	FDANG	2E(1·01		CALI	B[7:0]	CALIF	0[11.0]	
0x23		31:24		GE[1:0]	LICDODA	11.4\4/	OTADI E		3[11:8]	
0x24	DFLLCTRL	7:0	ONDEMAND	RUNSTDBY	USBCRM	LLAW	STABLE	MODE	ENABLE	00010
0x25	D	15:8					WAITLOCK	BPLCKC	QLDIS	CCDIS
0x26	Reserved									
0x27	Reserved									



Offset	Name	Bit Pos.								
0x28		7:0				FINE	E[7:0]	•		
0x29	DFLLVAL	15:8			COAR	SE[5:0]			FINE	[9:8]
0x2A	DILLVAL	23:16				DIFF	[7:0]			
0x2B		31:24				DIFF	[15:8]			
0x2C		7:0					_[7:0]			
0x2D	DFLLMUL	15:8				MUL	[15:8]			
0x2E		23:16				FSTE	:P[7:0]		ı	
0x2F		31:24			CSTE	P[5:0]			FSTEP[9:8]	
0x30	DFLLSYNC	7:0	READREQ							
0x31	Danasad									
0x33	Reserved									
0x34		7:0		RUNSTDBY		ACTIO	DN[1:0]	HYST	ENABLE	
0x35		15:8	PSEL[3:0]						CEN	MODE
0x36	BOD33	23:16								
0x37		31:24								
0x38										
 0x3F	Reserved									
0x40		7:0						BGOUTEN	TSEN	
0x40 0x41		15:8						BGOOTEN	IOLIN	
0x41	VREF	23:16				CALL	B[7:0]			
		31:24				CALI	D[7.0]		CAL ID[40:0]	
0x43	DDI LOTDI A		CNIDEMANID	DUNGTODY					CALIB[10:8]	
0x44	DPLLCTRLA	7:0	ONDEMAND	RUNSTDBY					ENABLE	
0x45 	Reserved									
0x47										
0x48		7:0				LDR	R[7:0]			
0x49	DPLLRATIO	15:8						LDR	[11:8]	
0x4A	DI LLINATIO	23:16						LDRFR	AC[3:0]	
0x4B		31:24								
0x4C		7:0			REFCI	LK[1:0]	WUF	LPEN	FILTE	R[1:0]
0x4D	DPLLCTRLB	15:8				LBYPASS			LTIME[2:0]	
0x4E	DELLOTALD	23:16				DIV	[7:0]			
0x4F		31:24							DIV[10:8]	
0x50	DPLLSTATUS	7:0					DIV	ENABLE	CLKRDY	LOCK



15.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 136 and the "PAC – Peripheral Access Controller" on page 28 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Synchronized property in each individual register description. Refer to "Synchronization" on page 149 for details.



15.8.1 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x00

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
ы	23	22	21	20	13	10	DPLLLTO	DPLLLCKF
							DPLLLIO	DPLLLCKF
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
Access	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:18 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 17 – DPLLLTO: DPLL Lock Timeout Interrupt Enable

0: The DPLL Lock Timeout interrupt is disabled.

1: The DPLL Lock Timeout interrupt is enabled, and an interrupt request will be generated when the DPLL Lock Timeout Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DPLL Lock Timeout Interrupt Enable bit, which disables the DPLL Lock Timeout interrupt.

• Bit 16 - DPLLLCKF: DPLL Lock Fall Interrupt Enable

0: The DPLL Lock Fall interrupt is disabled.

1: The DPLL Lock Fall interrupt is enabled, and an interrupt request will be generated when the DPLL Lock Fall Interrupt flag is set.



Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DPLL Lock Fall Interrupt Enable bit, which disables the DPLL Lock Fall interrupt.

Bit 15 – DPLLLCKR: DPLL Lock Rise Interrupt Enable

0: The DPLL Lock Rise interrupt is disabled.

1: The DPLL Lock Rise interrupt is enabled, and an interrupt request will be generated when the DPLL Lock Rise Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DPLL Lock Rise Interrupt Enable bit, which disables the DPLL Lock Rise interrupt.

Bits 14:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 11 - B33SRDY: BOD33 Synchronization Ready Interrupt Enable

0: The BOD33 Synchronization Ready interrupt is disabled.

1: The BOD33 Synchronization Ready interrupt is enabled, and an interrupt request will be generated when the BOD33 Synchronization Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the BOD33 Synchronization Ready Interrupt Enable bit, which disables the BOD33 Synchronization Ready interrupt.

Bit 10 – BOD33DET: BOD33 Detection Interrupt Enable

0: The BOD33 Detection interrupt is disabled.

1: The BOD33 Detection interrupt is enabled, and an interrupt request will be generated when the BOD33 Detection Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the BOD33 Detection Interrupt Enable bit, which disables the BOD33 Detection interrupt.

Bit 9 – BOD33RDY: BOD33 Ready Interrupt Enable

0: The BOD33 Ready interrupt is disabled.

1: The BOD33 Ready interrupt is enabled, and an interrupt request will be generated when the BOD33 Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the BOD33 Ready Interrupt Enable bit, which disables the BOD33 Ready interrupt.

Bit 8 – DFLLRCS: DFLL Reference Clock Stopped Interrupt Enable

0: The DFLL Reference Clock Stopped interrupt is disabled.

1: The DFLL Reference Clock Stopped interrupt is enabled, and an interrupt request will be generated when the DFLL Reference Clock Stopped Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DFLL Reference Clock Stopped Interrupt Enable bit, which disables the DFLL Reference Clock Stopped interrupt.

• Bit 7 - DFLLLCKC: DFLL Lock Coarse Interrupt Enable

0: The DFLL Lock Coarse interrupt is disabled.

1: The DFLL Lock Coarse interrupt is enabled, and an interrupt request will be generated when the DFLL Lock Coarse Interrupt flag is set.



Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DFLL Lock Coarse Interrupt Enable bit, which disables the DFLL Lock Coarse interrupt.

Bit 6 – DFLLLCKF: DFLL Lock Fine Interrupt Enable

0: The DFLL Lock Fine interrupt is disabled.

1: The DFLL Lock Fine interrupt is enabled, and an interrupt request will be generated when the DFLL Lock Fine Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DFLL Lock Fine Interrupt Enable bit, which disables the DFLL Lock Fine interrupt.

Bit 5 – DFLLOOB: DFLL Out Of Bounds Interrupt Enable

0: The DFLL Out Of Bounds interrupt is disabled.

1: The DFLL Out Of Bounds interrupt is enabled, and an interrupt request will be generated when the DFLL Out Of Bounds Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DFLL Out Of Bounds Interrupt Enable bit, which disables the DFLL Out Of Bounds interrupt.

Bit 4 – DFLLRDY: DFLL Ready Interrupt Enable

0: The DFLL Ready interrupt is disabled.

1: The DFLL Ready interrupt is enabled, and an interrupt request will be generated when the DFLL Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the DFLL Ready Interrupt Enable bit, which disables the DFLL Ready interrupt.

Bit 3 – OSC8MRDY: OSC8M Ready Interrupt Enable

0: The OSC8M Ready interrupt is disabled.

1: The OSC8M Ready interrupt is enabled, and an interrupt request will be generated when the OSC8M Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the OSC8M Ready Interrupt Enable bit, which disables the OSC8M Ready interrupt.

• Bit 2 - OSC32KRDY: OSC32K Ready Interrupt Enable

0: The OSC32K Ready interrupt is disabled.

1: The OSC32K Ready interrupt is enabled, and an interrupt request will be generated when the OSC32K Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the OSC32K Ready Interrupt Enable bit, which disables the OSC32K Ready interrupt.

Bit 1 – XOSC32KRDY: XOSC32K Ready Interrupt Enable

0: The XOSC32K Ready interrupt is disabled.

1: The XOSC32K Ready interrupt is enabled, and an interrupt request will be generated when the XOSC32K Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the XOSC32K Ready Interrupt Enable bit, which disables the XOSC32K Ready interrupt.



• Bit 0 - XOSCRDY: XOSC Ready Interrupt Enable

0: The XOSC Ready interrupt is disabled.

1: The XOSC Ready interrupt is enabled, and an interrupt request will be generated when the XOSC Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the XOSC Ready Interrupt Enable bit, which disables the XOSC Ready interrupt.



15.8.2 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x04

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
							DPLLLTO	DPLLLCKF
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
Access	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:18 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 17 – DPLLLTO: DPLL Lock Timeout Interrupt Enable

0: The DPLL Lock Timeout interrupt is disabled.

1: The DPLL Lock Timeout interrupt is enabled, and an interrupt request will be generated when the DPLL Lock Timeout Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the DPLL Lock Timeout Interrupt Enable bit, which enables the DPLL Lock Timeout interrupt.

• Bit 16 - DPLLLCKF: DPLL Lock Fall Interrupt Enable

0: The DPLL Lock Fall interrupt is disabled.

1: The DPLL Lock Fall interrupt is enabled, and an interrupt request will be generated when the DPLL Lock Fall Interrupt flag is set.



Writing a zero to this bit has no effect.

Writing a one to this bit will set the DPLL Lock Fall Interrupt Enable bit, which enables the DPLL Lock Fall interrupt.

Bit 15 – DPLLLCKR: DPLL Lock Rise Interrupt Enable

0: The DPLL Lock Rise interrupt is disabled.

1: The DPLL Lock Rise interrupt is enabled, and an interrupt request will be generated when the DPLL Lock Rise Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the DPLL Lock Rise Interrupt Enable bit, which enables the DPLL Lock Rise interrupt.

Bits 14:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 11 – B33SRDY: BOD33 Synchronization Ready Interrupt Enable

0: The BOD33 Synchronization Ready interrupt is disabled.

1: The BOD33 Synchronization Ready interrupt is enabled, and an interrupt request will be generated when the BOD33 Synchronization Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the BOD33 Synchronization Ready Interrupt Enable bit, which enables the BOD33 Synchronization Ready interrupt.

Bit 10 – BOD33DET: BOD33 Detection Interrupt Enable

0: The BOD33 Detection interrupt is disabled.

1: The BOD33 Detection interrupt is enabled, and an interrupt request will be generated when the BOD33 Detection Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the BOD33 Detection Interrupt Enable bit, which enables the BOD33 Detection interrupt.

• Bit 9 - BOD33RDY: BOD33 Ready Interrupt Enable

0: The BOD33 Ready interrupt is disabled.

1: The BOD33 Ready interrupt is enabled, and an interrupt request will be generated when the BOD33 Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the BOD33 Ready Interrupt Enable bit, which enables the BOD33 Ready interrupt.

Bit 8 – DFLLRCS: DFLL Reference Clock Stopped Interrupt Enable

0: The DFLL Reference Clock Stopped interrupt is disabled.

1: The DFLL Reference Clock Stopped interrupt is enabled, and an interrupt request will be generated when the DFLL Reference Clock Stopped Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the DFLL Reference Clock Stopped Interrupt Enable bit, which enables the DFLL Reference Clock Stopped interrupt.

Bit 7 – DFLLLCKC: DFLL Lock Coarse Interrupt Enable

0: The DFLL Lock Coarse interrupt is disabled.

1: The DFLL Lock Coarse interrupt is enabled, and an interrupt request will be generated when the DFLL Lock Coarse Interrupt flag is set.

Writing a zero to this bit has no effect.



Writing a one to this bit will set the DFLL Lock Coarse Interrupt Enable bit, which enables the DFLL Lock Coarse interrupt.

Bit 6 – DFLLLCKF: DFLL Lock Fine Interrupt Enable

0: The DFLL Lock Fine interrupt is disabled.

1: The DFLL Lock Fine interrupt is enabled, and an interrupt request will be generated when the DFLL Lock Fine Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the DFLL Lock Fine Interrupt Disable/Enable bit, disable the DFLL Lock Fine interrupt and set the corresponding interrupt request.

Bit 5 – DFLLOOB: DFLL Out Of Bounds Interrupt Enable

0: The DFLL Out Of Bounds interrupt is disabled.

1: The DFLL Out Of Bounds interrupt is enabled, and an interrupt request will be generated when the DFLL Out Of Bounds Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the DFLL Out Of Bounds Interrupt Enable bit, which enables the DFLL Out Of Bounds interrupt.

Bit 4 – DFLLRDY: DFLL Ready Interrupt Enable

0: The DFLL Ready interrupt is disabled.

1: The DFLL Ready interrupt is enabled, and an interrupt request will be generated when the DFLL Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the DFLL Ready Interrupt Enable bit, which enables the DFLL Ready interrupt and set the corresponding interrupt request.

Bit 3 – OSC8MRDY: OSC8M Ready Interrupt Enable

0: The OSC8M Ready interrupt is disabled.

1: The OSC8M Ready interrupt is enabled, and an interrupt request will be generated when the OSC8M Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the OSC8M Ready Interrupt Enable bit, which enables the OSC8M Ready interrupt.

Bit 2 – OSC32KRDY: OSC32K Ready Interrupt Enable

0: The OSC32K Ready interrupt is disabled.

1: The OSC32K Ready interrupt is enabled, and an interrupt request will be generated when the OSC32K Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the OSC32K Ready Interrupt Enable bit, which enables the OSC32K Ready interrupt.

Bit 1 – XOSC32KRDY: XOSC32K Ready Interrupt Enable

0: The XOSC32K Ready interrupt is disabled.

1: The XOSC32K Ready interrupt is enabled, and an interrupt request will be generated when the XOSC32K Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the XOSC32K Ready Interrupt Enable bit, which enables the XOSC32K Ready interrupt.

Bit 0 – XOSCRDY: XOSC Ready Interrupt Enable

0: The XOSC Ready interrupt is disabled.



1: The XOSC Ready interrupt is enabled, and an interrupt request will be generated when the XOSC Ready Interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the XOSC Ready Interrupt Enable bit, which enables the XOSC Ready interrupt.



15.8.3 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x08

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
							DPLLLTO	DPLLLCKF
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
Access	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Note: Depending on the fuse settings, various bits of the INTFLAG register can be set to one at startup. Therefore the user should clear those bits before using the corresponding interrupts.

Bits 31:18 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 17 – DPLLLTO: DPLL Lock Timeout

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DPLL Lock Timeout bit in the Status register (PCLKSR.DPLLLTO) and will generate an interrupt request if INTENSET.DPLLLTO is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DPLL Lock Timeout interrupt flag.

Bit 16 – DPLLLCKF: DPLL Lock Fall

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DPLL Lock Fall bit in the Status register (PCLKSR.DPLLLCKF) and will generate an interrupt request if INTENSET.DPLLLCKF is one.

Writing a zero to this bit has no effect.



Writing a one to this bit clears the DPLL Lock Fall interrupt flag.

Bit 15 – DPLLLCKR: DPLL Lock Rise

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DPLL Lock Rise bit in the Status register (PCLKSR.DPLLLCKR) and will generate an interrupt request if INTENSET.DPLLLCKR is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DPLL Lock Rise interrupt flag.

Bits 14:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 11 – B33SRDY: BOD33 Synchronization Ready

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the BOD33 Synchronization Ready bit in the Status register (PCLKSR.B33SRDY) and will generate an interrupt request if INTENSET.B33SRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the BOD33 Synchronization Ready interrupt flag

Bit 10 – BOD33DET: BOD33 Detection

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the BOD33 Detection bit in the Status register (PCLKSR.BOD33DET) and will generate an interrupt request if INTENSET.BOD33DET is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the BOD33 Detection interrupt flag.

Bit 9 – BOD33RDY: BOD33 Ready

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the BOD33 Ready bit in the Status register (PCLKSR.BOD33RDY) and will generate an interrupt request if INTENSET.BOD33RDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the BOD33 Ready interrupt flag.

• Bit 8 - DFLLRCS: DFLL Reference Clock Stopped

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DFLL Reference Clock Stopped bit in the Status register (PCLKSR.DFLLRCS) and will generate an interrupt request if INTENSET.DFLLRCS is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DFLL Reference Clock Stopped interrupt flag.

Bit 7 – DFLLLCKC: DFLL Lock Coarse

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DFLL Lock Coarse bit in the Status register (PCLKSR.DFLLL-CKC) and will generate an interrupt request if INTENSET.DFLLLCKC is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DFLL Lock Coarse interrupt flag.

Bit 6 – DFLLLCKF: DFLL Lock Fine

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DFLL Lock Fine bit in the Status register (PCLKSR.DFLLLCKF) and will generate an interrupt request if INTENSET.DFLLLCKF is one.

Writing a zero to this bit has no effect.



Writing a one to this bit clears the DFLL Lock Fine interrupt flag.

Bit 5 – DFLLOOB: DFLL Out Of Bounds

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DFLL Out Of Bounds bit in the Status register (PCLKSR.DFL-LOOB) and will generate an interrupt request if INTENSET.DFLLOOB is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DFLL Out Of Bounds interrupt flag.

Bit 4 – DFLLRDY: DFLL Ready

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the DFLL Ready bit in the Status register (PCLKSR.DFLLRDY) and will generate an interrupt request if INTENSET.DFLLRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DFLL Ready interrupt flag.

Bit 3 – OSC8MRDY: OSC8M Ready

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the OSC8M Ready bit in the Status register (PCLKSR.OSC8MRDY) and will generate an interrupt request if INTENSET.OSC8MRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the OSC8M Ready interrupt flag.

Bit 2 – OSC32KRDY: OSC32K Ready

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the OSC32K Ready bit in the Status register (PCLKSR.OSC32KRDY) and will generate an interrupt request if INTENSET.OSC32KRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the OSC32K Ready interrupt flag.

Bit 1 – XOSC32KRDY: XOSC32K Ready

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the XOSC32K Ready bit in the Status register (PCLKSR.XOSC32KRDY) and will generate an interrupt request if INTENSET.XOSC32KRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the XOSC32K Ready interrupt flag.

Bit 0 – XOSCRDY: XOSC Ready

This flag is cleared by writing a one to it.

This flag is set on a zero-to-one transition of the XOSC Ready bit in the Status register (PCLKSR.XOSCRDY) and will generate an interrupt request if INTENSET.XOSCRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the XOSC Ready interrupt flag.



15.8.4 Power and Clocks Status

Name: PCLKSR Offset: 0x0C

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
							DPLLLTO	DPLLLCKF
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	DPLLLCKR				B33SRDY	BOD33DET	BOD33RDY	DFLLRCS
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	DFLLLCKC	DFLLLCKF	DFLLOOB	DFLLRDY	OSC8MRDY	OSC32KRDY	XOSC32KRDY	XOSCRDY
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:18 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 17 - DPLLLTO: DPLL Lock Timeout

0: DPLL Lock time-out not detected.

1: DPLL Lock time-out detected.

• Bit 16 - DPLLLCKF: DPLL Lock Fall

0: DPLL Lock fall edge not detected.

1: DPLL Lock fall edge detected.

Bit 15 – DPLLLCKR: DPLL Lock Rise

0: DPLL Lock rise edge not detected.

1: DPLL Lock fall edge detected.

Bits 14:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



Bit 11 – B33SRDY: BOD33 Synchronization Ready

0: BOD33 synchronization is complete.

1: BOD33 synchronization is ongoing.

Bit 10 – BOD33DET: BOD33 Detection

0: No BOD33 detection.

1: BOD33 has detected that the I/O power supply is going below the BOD33 reference value.

Bit 9 – BOD33RDY: BOD33 Ready

0: BOD33 is not ready.

1: BOD33 is ready.

Bit 8 – DFLLRCS: DFLL Reference Clock Stopped

0: DFLL reference clock is running.

1: DFLL reference clock has stopped.

Bit 7 – DFLLLCKC: DFLL Lock Coarse

0: No DFLL coarse lock detected.

1: DFLL coarse lock detected.

Bit 6 – DFLLLCKF: DFLL Lock Fine

0: No DFLL fine lock detected.

1: DFLL fine lock detected.

Bit 5 – DFLLOOB: DFLL Out Of Bounds

0: No DFLL Out Of Bounds detected.

1: DFLL Out Of Bounds detected.

Bit 4 – DFLLRDY: DFLL Ready

0: The Synchronization is ongoing.

1: The Synchronization is complete.

This bit is cleared when the synchronization of registers between clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bit 3 – OSC8MRDY: OSC8M Ready

0: OSC8M is not ready.

1: OSC8M is stable and ready to be used as a clock source.

Bit 2 – OSC32KRDY: OSC32K Ready

0: OSC32K is not ready.

1: OSC32K is stable and ready to be used as a clock source.

Bit 1 – XOSC32KRDY: XOSC32K Ready

0: XOSC32K is not ready.

1: XOSC32K is stable and ready to be used as a clock source.

Bit 0 – XOSCRDY: XOSC Ready

0: XOSC is not ready.

1: XOSC is stable and ready to be used as a clock source.



15.8.5 External Multipurpose Crystal Oscillator (XOSC) Control

Name: XOSC
Offset: 0x10
Reset: 0x0080

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8	
		START	UP[3:0]		AMPGC	GAIN[2:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	ONDEMAND	RUNSTDBY				XTALEN	ENABLE		
Access	R/W	R/W	R	R	R	R/W	R/W	R	
Reset	1	0	0	0	0	0	0	0	

Bits 15:12 – STARTUP[3:0]: Start-Up Time

These bits select start-up time for the oscillator according to the table below.

The OSCULP32K oscillator is used to clock the start-up counter.

Table 15-8. Start-UpTime for External Multipurpose Crystal Oscillator

STARTUP[3:0]	Number of OSCULP32K Clock Cycles	Number of XOSC Clock Cycles	Approximate Equivalent Time ⁽¹⁾⁽²⁾⁽³⁾
0x0	1	3	31µs
0x1	2	3	61µs
0x2	4	3	122µs
0x3	8	3	244µs
0x4	16	3	488µs
0x5	32	3	977µs



Table 15-8. Start-UpTime for External Multipurpose Crystal Oscillator (Continued)

STARTUP[3:0]	Number of OSCULP32K Clock Cycles	Number of XOSC Clock Cycles	Approximate Equivalent Time ⁽¹⁾⁽²⁾⁽³⁾
0x6	64	3	1953µs
0x7	128	3	3906µs
0x8	256	3	7813µs
0x9	512	3	15625µs
0xA	1024	3	31250µs
0xB	2048	3	62500µs
0xC	4096	3	125000µs
0xD	8192	3	250000µs
0xE	16384	3	500000µs
0xF	32768	3	1000000µs

- Notes: 1. Number of cycles for the start-up counter
 - 2. Number of cycles for the synchronization delay, before PCLKSR.XOSCRDY is set.
 - 3. Actual start-up time is n OSCULP32K cycles + 3 XOSC cycles, but given the time neglects the 3 XOSC cycles.

Bit 11 - AMPGC: Automatic Amplitude Gain Control

0: The automatic amplitude gain control is disabled.

1: The automatic amplitude gain control is enabled. Amplitude gain will be automatically adjusted during Crystal Oscillator operation.

Bits 10:8 - GAIN[2:0]: Oscillator Gain

These bits select the gain for the oscillator. The listed maximum frequencies are recommendations, and might vary based on capacitive load and crystal characteristics. Setting this bit group has no effect when the Automatic Amplitude Gain Control is active.

Table 15-9. Oscillator Gain

GAIN[2:0]	Recommended Max Frequency
0x0	2MHz
0x1	4MHz
0x2	8MHz
0x3	16MHz
0x4	30MHz
0x5-0x7	Reserved

Bit 7 - ONDEMAND: On Demand Control

The On Demand operation mode allows an oscillator to be enabled or disabled, depending on peripheral clock requests.



In On Demand operation mode, i.e., if the XOSC.ONDEMAND bit has been previously written to one, the oscillator will be running only when requested by a peripheral. If there is no peripheral requesting the oscillator s clock source, the oscillator will be in a disabled state.

If On Demand is disabled, the oscillator will always be running when enabled.

In standby sleep mode, the On Demand operation is still active if the XOSC.RUNSTDBY bit is one. If XOSC.RUNSTDBY is zero, the oscillator is disabled.

- 0: The oscillator is always on, if enabled.
- 1: The oscillator is enabled when a peripheral is requesting the oscillator to be used as a clock source. The oscillator is disabled if no peripheral is requesting the clock source.

Bit 6 – RUNSTDBY: Run in Standby

This bit controls how the XOSC behaves during standby sleep mode:

- 0: The oscillator is disabled in standby sleep mode.
- 1: The oscillator is not stopped in standby sleep mode. If XOSC.ONDEMAND is one, the clock source will be running when a peripheral is requesting the clock. If XOSC.ONDEMAND is zero, the clock source will always be running in standby sleep mode.

Bits 5:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – XTALEN: Crystal Oscillator Enable

This bit controls the connections between the I/O pads and the external clock or crystal oscillator:

- 0: External clock connected on XIN. XOUT can be used as general-purpose I/O.
- 1: Crystal connected to XIN/XOUT.

Bit 1 – ENABLE: Oscillator Enable

- 0: The oscillator is disabled.
- 1: The oscillator is enabled.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.6 32kHz External Crystal Oscillator (XOSC32K) Control

Name: XOSC32K

Offset: 0x14 **Reset:** 0x0080

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8	
				WRTLOCK		STARTUP[2:0]			
Access	R	R	R	R/W	R	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
	_		_						
Bit	7	6	5	4	3	2	1	0	
	ONDEMAND	RUNSTDBY	AAMPEN	EN1K	EN32K	XTALEN	ENABLE		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	
Reset	1	0	0	0	0	0	0	0	

Bits 15:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 12 – WRTLOCK: Write Lock

This bit locks the XOSC32K register for futur writes to fix the XOSC32K configuration.

0: The XOSC32K configuration is not locked.

1: The XOSC32K configuration is locked.

Bit 11 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 10:8 – STARTUP[2:0]: Oscillator Start-Up Time

These bits select the start-up time for the oscillator according to Table 15-10

The OSCULP32K oscillator is used to clock the start-up counter.



Table 15-10. Start-Up Time for 32kHz External Crystal Oscillator

STARTUP[2:0]	Number of OSCULP32K Clock Cycles	Number of XOSC32K Clock Cycles	Approximate Equivalent Time (OSCULP = 32kHz) ⁽¹⁾⁽²⁾⁽³⁾
0x0	1	3	122µs
0x1	32	3	1068µs
0x2	2048	3	62592µs
0x3	4096	3	125092µs
0x4	16384	3	500092µs
0x5	32768	3	1000092µs
0x6	65536	3	2000092µs
0x7	131072	3	4000092µs

- Notes: 1. Number of cycles for the start-up counter.
 - Number of cycles for the synchronization delay, before PCLKSR.XOSC32KRDY is set.
 - 3. Start-up time is n OSCULP32K cycles + 3 XOSC32K cycles.

Bit 7 - ONDEMAND: On Demand Control

The On Demand operation mode allows an oscillator to be enabled or disabled depending on peripheral clock requests.

In On Demand operation mode, i.e., if the ONDEMAND bit has been previously written to one, the oscillator will only be running when requested by a peripheral. If there is no peripheral requesting the oscillator s clock source, the oscillator will be in a disabled state.

If On Demand is disabled the oscillator will always be running when enabled.

In standby sleep mode, the On Demand operation is still active if the XOSC32K.RUNSTDBY bit is one. If XOSC32K.RUNSTDBY is zero, the oscillator is disabled.

- 0: The oscillator is always on, if enabled.
- 1: The oscillator is enabled when a peripheral is requesting the oscillator to be used as a clock source. The oscillator is disabled if no peripheral is requesting the clock source.

Bit 6 - RUNSTDBY: Run in Standby

This bit controls how the XOSC32K behaves during standby sleep mode:

- 0: The oscillator is disabled in standby sleep mode.
- 1: The oscillator is not stopped in standby sleep mode. If XOSC32K.ONDEMAND is one, the clock source will be running when a peripheral is requesting the clock. If XOSC32K.ONDEMAND is zero, the clock source will always be running in standby sleep mode.

Bit 5 - AAMPEN: Automatic Amplitude Control Enable

- 0: The automatic amplitude control for the crystal oscillator is disabled.
- 1: The automatic amplitude control for the crystal oscillator is enabled.

Bit 4 - EN1K: 1kHz Output Enable

- 0: The 1kHz output is disabled.
- 1: The 1kHz output is enabled.



Bit 3 – EN32K: 32kHz Output Enable

0: The 32kHz output is disabled.

1: The 32kHz output is enabled.

• Bit 2 – XTALEN: Crystal Oscillator Enable

This bit controls the connections between the I/O pads and the external clock or crystal oscillator:

- 0: External clock connected on XIN32. XOUT32 can be used as general-purpose I/O.
- 1: Crystal connected to XIN32/XOUT32.

Bit 1 – ENABLE: Oscillator Enable

- 0: The oscillator is disabled.
- 1: The oscillator is enabled.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.7 32kHz Internal Oscillator (OSC32K) Control

Name: OSC32K Offset: 0x18

Reset: 0x003F0080 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					CALIB[6:0]			
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8
				WRTLOCK			STARTUP[2:0]	
Access	R	R	R	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	ONDEMAND	RUNSTDBY			EN1K	EN32K	ENABLE	
Access	R/W	R/W	R	R	R/W	R/W	R/W	R
Reset	1	0	0	0	0	0	0	0

Bits 31:23 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 22:16 - CALIB[6:0]: Oscillator Calibration

These bits control the oscillator calibration.

This value must be written by the user.

Factory calibration values can be loaded from the non-volatile memory. Refer to "NVM Software Calibration Area Mapping" on page 21.

Bits 15:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 12 – WRTLOCK: Write Lock

This bit locks the OSC32K register for futur writes to fix the OSC32K configuration.

0: The OSC32K configuration is not locked.

1: The OSC32K configuration is locked.



Bit 11 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 10:8 – STARTUP[2:0]: Oscillator Start-Up Time

These bits select start-up time for the oscillator according to Table 15-11.

The OSCULP32K oscillator is used as input clock to the startup counter.

Table 15-11. Start-Up Time for 32kHz Internal Oscillator

STARTUP[2:0]	Number of OSC32K clock cycles	Approximate Equivalent Time (OSCULP= 32 kHz) ⁽¹⁾⁽²⁾⁽³⁾
0x0	3	92µs
0x1	4	122µs
0x2	6	183µs
0x3	10	305µs
0x4	18	549µs
0x5	34	1038µs
0x6	66	2014µs
0x7	130	3967µs

Notes: 1. Number of cycles for the start-up counter.

- 2. Number of cycles for the synchronization delay, before PCLKSR.OSC32KRDY is set.
- 3. Start-up time is n OSC32K cycles + 2 OSC32K cycles.

• Bit 7 - ONDEMAND: On Demand Control

The On Demand operation mode allows an oscillator to be enabled or disabled depending on peripheral clock requests.

In On Demand operation mode, i.e., if the ONDEMAND bit has been previously written to one, the oscillator will only be running when requested by a peripheral. If there is no peripheral requesting the oscillator s clock source, the oscillator will be in a disabled state.

If On Demand is disabled the oscillator will always be running when enabled.

In standby sleep mode, the On Demand operation is still active if the OSC32K.RUNSTDBY bit is one. If OSC32K.RUNSTDBY is zero, the oscillator is disabled.

- 0: The oscillator is always on, if enabled.
- 1: The oscillator is enabled when a peripheral is requesting the oscillator to be used as a clock source. The oscillator is disabled if no peripheral is requesting the clock source.

Bit 6 – RUNSTDBY: Run in Standby

This bit controls how the OSC32K behaves during standby sleep mode:

- 0: The oscillator is disabled in standby sleep mode.
- 1: The oscillator is not stopped in standby sleep mode. If OSC32K.ONDEMAND is one, the clock source will be running when a peripheral is requesting the clock. If OSC32K.ONDEMAND is zero, the clock source will always be running in standby sleep mode.



Bits 5:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 3 – EN1K: 1kHz Output Enable

- 0: The 1kHz output is disabled.
- 1: The 1kHz output is enabled.

Bit 2 – EN32K: 32kHz Output Enable

- 0: The 32kHz output is disabled.
- 1: The 32kHz output is enabled.

Bit 1 – ENABLE: Oscillator Enable

- 0: The oscillator is disabled.
- 1: The oscillator is enabled.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.8 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control

Name: OSCULP32K

Offset: 0x1C Reset: 0xXX

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	WRTLOCK					CALIB[4:0]		
Access	R/W	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	Χ	Χ	Х	Х	X

Bit 7 – WRTLOCK: Write Lock

This bit locks the OSCULP32K register for futur writes to fix the OSCULP32K configuration.

0: The OSCULP32K configuration is not locked.

1: The OSCULP32K configuration is locked.

Bits 6:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:0 – CALIB[4:0]: Oscillator Calibration

These bits control the oscillator calibration.

These bits are loaded from Flash Calibration at startup.



15.8.9 8MHz Internal Oscillator (OSC8M) Control

Name: OSC8M Offset: 0x20

Reset: 0x87070382 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
	FRANGE[1:0]					CALIE	B[11:8]	
Access	R/W	R/W	R	R	R/W	R/W	R/W	R/W
Reset	1	0	0	0	0	1	1	1
Bit	23	22	21	20	19	18	17	16
				CALII	B[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8
							PRESC[1:0]	
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	1	1
Bit	7	6	5	4	3	2	1	0
	ONDEMAND	RUNSTDBY					ENABLE	
Access	R/W	R/W	R	R	R	R	R/W	R
Reset	1	0	0	0	0	0	1	0

• Bits 31:30 - FRANGE[1:0]: Oscillator Frequency Range

These bits control the oscillator frequency range according to the table below. These bits are loaded from Flash Calibration at startup.

Table 15-12. Oscillator Frequency Range

FRANGE[1:0]	Description
0x0	4 to 6MHz
0x1	6 to 8MHz
0x2	8 to 11MHz
0x3	11 to 15MHz

Bits 29:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



Bits 27:16 – CALIB[11:0]: Oscillator Calibration

These bits control the oscillator calibration. The calibration field is split in two:

CALIB[11:7] is for temperature calibration

CALIB[6:0] is for overall process calibration

These bits are loaded from Flash Calibration at startup.

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 9:8 – PRESC[1:0]: Oscillator Prescaler

These bits select the oscillator prescaler factor setting according to the table below.

Table 15-13. Oscillator Prescaler

PRESC[1:0]	Description
0x0	1
0x1	2
0x2	4
0x3	8

Bit 7 – ONDEMAND: On Demand Control

The On Demand operation mode allows an oscillator to be enabled or disabled depending on peripheral clock requests.

In On Demand operation mode, i.e., if the ONDEMAND bit has been previously written to one, the oscillator will only be running when requested by a peripheral. If there is no peripheral requesting the oscillator s clock source, the oscillator will be in a disabled state.

If On Demand is disabled the oscillator will always be running when enabled.

In standby sleep mode, the On Demand operation is still active if the OSC8M.RUNSTDBY bit is one. If OSC8M.RUNSTDBY is zero, the oscillator is disabled.

0: The oscillator is always on, if enabled.

1: The oscillator is enabled when a peripheral is requesting the oscillator to be used as a clock source. The oscillator is disabled if no peripheral is requesting the clock source.

Bit 6 – RUNSTDBY: Run in Standby

This bit controls how the OSC8M behaves during standby sleep mode:

0: The oscillator is disabled in standby sleep mode.

1: The oscillator is not stopped in standby sleep mode. If OSC8M.ONDEMAND is one, the clock source will be running when a peripheral is requesting the clock. If OSC8M.ONDEMAND is zero, the clock source will always be running in standby sleep mode.

Bits 5:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ENABLE: Oscillator Enable

0: The oscillator is disabled or being enabled.

1: The oscillator is enabled or being disabled.

The user must ensure that the OSC8M is fully disabled before enabling it, and that the OSC8M is fully enabled before disabling it by reading OSC8M.ENABLE.



Bit 0 - Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.10 DFLL48M Control

Name: DFLLCTRL

Offset: 0x24 **Reset:** 0x0080

Property: Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
					WAITLOCK	BPLCKC	QLDIS	CCDIS
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	ONDEMAND	RUNSTDBY	USBCRM	LLAW	STABLE	MODE	ENABLE	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	1	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 11 – WAITLOCK: Wait Lock

This bit controls the DFLL output clock, depending on lock status:

- 0: Output clock before the DFLL is locked.
- 1: Output clock when DFLL is locked.

Bit 10 – BPLCKC: Bypass Coarse Lock

This bit controls the coarse lock procedure:

- 0: Bypass coarse lock is disabled.
- 1: Bypass coarse lock is enabled.

Bit 9 – QLDIS: Quick Lock Disable

- 0: Quick Lock is enabled.
- 1: Quick Lock is disabled.

Bit 8 – CCDIS: Chill Cycle Disable

- 0: Chill Cycle is enabled.
- 1: Chill Cycle is disabled.

• Bit 7 – ONDEMAND: On Demand Control

The On Demand operation mode allows an oscillator to be enabled or disabled depending on peripheral clock requests.

In On Demand operation mode, i.e., if the ONDEMAND bit has been previously written to one, the oscillator will only be running when requested by a peripheral. If there is no peripheral requesting the oscillator s clock source, the oscillator will be in a disabled state.

If On Demand is disabled the oscillator will always be running when enabled.

In standby sleep mode, the On Demand operation is still active if the DFLLCTRL.RUNSTDBY bit is one. If DFLLCTRL.RUNSTDBY is zero, the oscillator is disabled.

0: The oscillator is always on, if enabled.



1: The oscillator is enabled when a peripheral is requesting the oscillator to be used as a clock source. The oscillator is disabled if no peripheral is requesting the clock source.

Bit 6 – RUNSTDBY: Run in Standby

This bit controls how the DFLL behaves during standby sleep mode:

- 0: The oscillator is disabled in standby sleep mode.
- 1: The oscillator is not stopped in standby sleep mode. If DFLLCTRL.ONDEMAND is one, the clock source will be running when a peripheral is requesting the clock. If DFLLCTRL.ONDEMAND is zero, the clock source will always be running in standby sleep mode.

Bit 5 – USBCRM: USB Clock Recovery Mode

- 0: USB Clock Recovery Mode is disabled.
- 1: USB Clock Recovery Mode is enabled.

Bit 4 – LLAW: Lose Lock After Wake

- 0: Locks will not be lost after waking up from sleep modes if the DFLL clock has been stopped.
- 1: Locks will be lost after waking up from sleep modes if the DFLL clock has been stopped.

Bit 3 – STABLE: Stable DFLL Frequency

- 0: FINE calibration tracks changes in output frequency.
- 1: FINE calibration register value will be fixed after a fine lock.

Bit 2 – MODE: Operating Mode Selection

- 0: The DFLL operates in open-loop operation.
- 1: The DFLL operates in closed-loop operation.

Bit 1 – ENABLE: DFLL Enable

- 0: The DFLL oscillator is disabled.
- 1: The DFLL oscillator is enabled.

Due to synchronization, there is delay from updating the register until the peripheral is enabled/disabled. The value written to DFLLCTRL.ENABLE will read back immediately after written.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.11 DFLL48M Value

Name: DFLLVAL

Offset: 0x28

Reset: 0x00000000

Property: Read-Synchronized, Write-Protected

Bit	31	30	29	28	27	26	25	24
	DIFF[15:8]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DIFF	[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	45	14	13	10	11	10	0	8
DIL	15	14		12		10	9	
			COAR	SE[5:0]			FINE	[9:8]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	FINE[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:16 - DIFF[15:0]: Multiplication Ratio Difference

In closed-loop mode (DFLLCTRL.MODE is written to one), this bit group indicates the difference between the ideal number of DFLL cycles and the counted number of cycles. This value is not updated in open-loop mode, and should be considered invalid in that case.

Bits 15:10 – COARSE[5:0]: Coarse Value

Set the value of the Coarse Calibration register. In closed-loop mode, this field is read-only.

• Bits 9:0 - FINE[9:0]: Fine Value

Set the value of the Fine Calibration register. In closed-loop mode, this field is read-only.



15.8.12 DFLL48M Multiplier

Name: DFLLMUL

Offset: 0x2C

Reset: 0x00000000

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24	
	CSTEP[5:0]							FSTEP[9:8]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				FSTE	P[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				MUL	[15:8]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
D:4	7	0	_	4	2	2	4	0	
Bit	7	6	5	4	3	2	1	0	
				MUL	<u>-[7:0]</u>				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bits 31:26 - CSTEP[5:0]: Coarse Maximum Step

This bit group indicates the maximum step size allowed during coarse adjustment in closed-loop mode. When adjusting to a new frequency, the expected output frequency overshoot depends on this step size.

Bits 25:16 – FSTEP[9:0]: Fine Maximum Step

This bit group indicates the maximum step size allowed during fine adjustment in closed-loop mode. When adjusting to a new frequency, the expected output frequency overshoot depends on this step size.

Bits 15:0 – MUL[15:0]: DFLL Multiply Factor

This field determines the ratio of the CLK_DFLL output frequency to the CLK_DFLL_REF input frequency. Writing to the MUL bits will cause locks to be lost and the fine calibration value to be reset to its midpoint.



15.8.13 DFLL48M Synchronization

Name: DFLLSYNC

Offset: 0x30 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	READREQ							
Access	W	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bit 7 – READREQ: Read Request

To be able to read the current value of DFLLVAL in closed-loop mode, this bit should be written to one. The updated value is available in DFLLVAL when PCLKSR.DFLLRDY is set.

Bits 6:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



15.8.14 3.3V Brown-Out Detector (BOD33) Control

Name: BOD33 Offset: 0x34

Reset: 0x00XX00XX

Property: Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					LEVE	L[5:0]		
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	X	X	X	X	X	X
Bit	15	14	13	12	11	10	9	8
		PSEI	L[3:0]				CEN	MODE
Access	R/W	R/W	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		RUNSTDBY		ACTIO	DN[1:0]	HYST	ENABLE	
Access	R	R/W	R	R/W	R/W	R/W	R/W	R
Reset	0	0	0	X	Χ	X	X	0

Bits 31:22 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 21:16 - LEVEL[5:0]: BOD33 Threshold Level

This field sets the triggering voltage threshold for the BOD33. See the "Electrical Characteristics" on page 900 for actual voltage levels. Note that any change to the LEVEL field of the BOD33 register should be done when the BOD33 is disabled in order to avoid spurious resets or interrupts.

These bits are loaded from Flash User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

• Bits 15:12 – PSEL[3:0]: Prescaler Select

Selects the prescaler divide-by output for the BOD33 sampling mode according to the table below. The input clock comes from the OSCULP32K 1kHz output.



Table 15-14. Prescaler Select

PSEL[3:0]	Name	Description
0x0	DIV2	Divide clock by 2
0x1	DIV4	Divide clock by 4
0x2	DIV8	Divide clock by 8
0x3	DIV16	Divide clock by 16
0x4	DIV32	Divide clock by 32
0x5	DIV64	Divide clock by 64
0x6	DIV128	Divide clock by 128
0x7	DIV256	Divide clock by 256
0x8	DIV512	Divide clock by 512
0x9	DIV1K	Divide clock by 1024
0xA	DIV2K	Divide clock by 2048
0xB	DIV4K	Divide clock by 4096
0xC	DIV8K	Divide clock by 8192
0xD	DIV16K	Divide clock by 16384
0xE	DIV32K	Divide clock by 32768
0xF	DIV64K	Divide clock by 65536

Bits 11:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – CEN: Clock Enable

0: The BOD33 sampling clock is either disabled and stopped, or enabled but not yet stable.

1: The BOD33 sampling clock is either enabled and stable, or disabled but not yet stopped.

Writing a zero to this bit will stop the BOD33 sampling clock.

Writing a one to this bit will start the BOD33 sampling clock.

Bit 8 – MODE: Operation Mode

0: The BOD33 operates in continuous mode.

1: The BOD33 operates in sampling mode.

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 6 – RUNSTDBY: Run in Standby

0: The BOD33 is disabled in standby sleep mode.

1: The BOD33 is enabled in standby sleep mode.

Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



Bits 4:3 – ACTION[1:0]: BOD33 Action

These bits are used to select the BOD33 action when the supply voltage crosses below the BOD33 threshold. These bits are loaded from Flash User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Table 15-15, BOD33 Action

ACTION[1:0]	Name	Description
0x0	NONE	No action
0x1	RESET	The BOD33 generates a reset
0x2	INTERRUPT	The BOD33 generates an interrupt
0x3		Reserved

Bit 2 – HYST: Hysteresis

This bit indicates whether hysteresis is enabled for the BOD33 threshold voltage:

0: No hysteresis.

1: Hysteresis enabled.

This bit is loaded from Flash User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Bit 1 – ENABLE: Enable

0: BOD33 is disabled.

1: BOD33 is enabled.

This bit is loaded from Flash User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.15 Voltage References System (VREF) Control

Name: VREF Offset: 0x40

Reset: 0x0XXX0000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
							CALIB[10:8]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	X	X	X
Bit	23	22	21	20	19	18	17	16
				CALII	B[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	X	X	X	X	X	X	Χ	Χ
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						BGOUTEN	TSEN	
Access	R	R	R	R	R	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:27 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 26:16 - CALIB[10:0]: Bandgap Voltage Generator Calibration

These bits are used to calibrate the output level of the bandgap voltage reference. These bits are loaded from Flash Calibration Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Bits 15:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 2 – BGOUTEN: Bandgap Output Enable

0: The bandgap output is not available as an ADC input channel.

1: The bandgap output is routed to an ADC input channel.

• Bit 1 – TSEN: Temperature Sensor Enable

0: Temperature sensor is disabled.

1: Temperature sensor is enabled and routed to an ADC input channel.



Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.16 DPLL Control A

Name: DPLLCTRLA

Offset: 0x44 **Reset:** 0x80

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ONDEMAND	RUNSTDBY					ENABLE	
Access	R/W	R/W	R	R	R	R	R/W	R
Reset	1	0	0	0	0	0	0	0

Bit 7 – ONDEMAND: On Demand Clock Activation

0: The DPLL is always on when enabled.

1: The DPLL is activated only when a peripheral request the DPLL as a source clock. The DPLLCTRLA.ENABLE bit must be one to validate that operation, otherwise the peripheral request has no effect.

• Bit 6 – RUNSTDBY: Run in Standby

0: The DPLL is disabled in standby sleep mode.

1: The DPLL is not stopped in standby sleep mode.

Bits 5:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ENABLE: DPLL Enable

0: The DPLL is disabled.

1: The DPLL is enabled.

The software operation of enabling or disabling the DPLL takes a few clock cycles, so check the DPLLSTA-TUS.ENABLE status bit to identify when the DPLL is successfully activated or disabled.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



15.8.17 DPLL Ratio Control

Name: DPLLRATIO

Offset: 0x48

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24	
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
						LDRFR	AC[3:0]		
Access	R	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
						LDR[[11:8]		
Access	R	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
				LDR	LDR[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0			0		0	0	

• Bits 31:20 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 19:16 - LDRFRAC[3:0]: Loop Divider Ratio Fractional Part

Write this field with the fractional part of the frequency multiplier.

• Bits 15:12 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:0 – LDR[11:0]: Loop Divider Ratio

Write this field with the integer part of the frequency multiplier.



15.8.18 DPLL Control B

Name: DPLLCTRLB

Offset: 0x4C

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
							DIV[10:8]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
		DIV[7:0]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				LBYPASS			LTIME[2:0]	
Access	R	R	R	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			REFCLK[1:0]		WUF	LPEN	FILTE	R[1:0]
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:27 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 26:16 – DIV[10:0]: Clock Divider

These bits are used to set the CLK_DPLL_REF1 clock division factor and can be calculated with the following formula:

 $f_{div} = f_{CLKDPLLREF1/(2x(DIV+1))}$

Bits 15:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 12 – LBYPASS: Lock Bypass

0: DPLL Lock signal drives the DPLL controller internal logic.

1: DPLL Lock signal is always asserted.

Bit 11 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



• Bits 10:8 – LTIME[2:0]: Lock Time
These bits select the DPLL clock reference.

Table 15-16. Start-Up Time for 32kHz External Crystal Oscillator

LTIME[2:0]	Name	Description
0x0	DEFAULT	No time-out
0x1		Reserved
0x2		Reserved
0x3		Reserved
0x4	8MS	Time-out if no lock within 8ms
0x5	9MS	Time-out if no lock within 9ms
0x6	10MS	Time-out if no lock within 10ms
0x7	11MS	Time-out if no lock within 11ms

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – REFCLK[1:0]: Reference Clock Selection
 These bits select the DPLL clock reference.

Table 15-17. Reference Clock Selection

REFCLK[1:0]	Name	Description
0x0	REF0	CLK_DPLL_REF0 clock reference
0x1	REF1	CLK_DPLL_REF1 clock reference
0x2	GCLK	GCLK_DPLL clock reference
0x3		Reserved

Bit 3 – WUF: Wake Up Fast

0: DPLL CK output is gated until complete startup time and lock time.

1: DPLL CK output is gated until startup time only.

Bit 2 – LPEN: Low-Power Enable

0: The time to digital converter is selected.

1: The time to digital converter is not selected, this will improve power consumption but increase the output jitter.

• Bits 1:0 - FILTER[1:0]: Proportional Integral Filter Selection

These bits select the DPLL filter type.



Table 15-18. Proportional Integral Filter Selection

FILTER[1:0]	Name	Description
0x0	DEFAULT	Default filter mode
0x1	LBFILT	Low bandwidth filter
0x2	HBFILT	High bandwidth filter
0x3	HDFILT	High damping filter



15.8.19 **DPLL Status**

Name: DPLLSTATUS

Offset: 0x50 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
					DIV	ENABLE	CLKRDY	LOCK
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 3 - DIV: Divider Enable

0: The reference clock divider is disabled.

1: The reference clock divider is enabled.

Bit 2 – ENABLE: DPLL Enable

0: The DPLL is disabled.

1: The DPLL is enabled.

Bit 1 – CLKRDY: Output Clock Ready

0: The DPLL output clock is off

1: The DPLL output clock in on.

Bit 0 – LOCK: DPLL Lock Status

0: The DPLL Lock signal is cleared.

1: The DPLL Lock signal is asserted.



16. WDT - Watchdog Timer

16.1 Overview

The Watchdog Timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is configured to a predefined time-out period, and is constantly running when enabled. If the WDT is not cleared within the time-out period, it will issue a system reset. An early-warning interrupt is available to indicate an upcoming watchdog time-out condition.

The window mode makes it possible to define a time slot (or window) inside the total time-out period during which the WDT must be cleared. If the WDT is cleared outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes the WDT to be cleared frequently.


When enabled, the WDT will run in active mode and all sleep modes. It is asynchronous and runs from a CPU-independent clock source. The WDT will continue operation and issue a system reset or interrupt even if the main clocks fail

16.2 Features

- Issues a system reset if the Watchdog Timer is not cleared before its time-out period
- Early Warning interrupt generation
- Asynchronous operation from dedicated oscillator
- Two types of operation:
 - Normal mode
 - Window mode
- Selectable time-out periods, from 8 cycles to 16,000 cycles in normal mode or 16 cycles to 32,000 cycles in window mode
- Always-on capability

16.3 Block Diagram

Figure 16-1. WDT Block Diagram





16.4 Signal Description

Not applicable.

16.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

16.5.1 I/O Lines

Not applicable.

16.5.2 Power Management

The WDT can continue to operate in any sleep mode where the selected source clock is running. The WDT interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

16.5.3 Clocks

The WDT bus clock (CLK_WDT_APB) is enabled by default, and can be enabled and disabled in the Power Manager. Refer to "PM – Power Manager" on page 102 for details.

A generic clock (GCLK_WDT) is required to clock the WDT. This clock must be configured and enabled in the Generic Clock Controller before using the WDT. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

This generic clock is asynchronous to the user interface clock (CLK_WDT_APB). Due to this asynchronicity, accessing certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 201 for further details.

GCLK_WDT is intended to be sourced from the clock of the internal ultra-low-power (ULP) oscillator. Due to the ultra-low-power design, the oscillator is not very accurate, and so the exact time-out period may vary from device to device. This variation must be kept in mind when designing software that uses the WDT to ensure that the time-out periods used are valid for all devices. For more information on ULP oscillator accuracy, consult the "Ultra Low Power Internal 32kHz RC Oscillator (OSCULP32K) Characteristics" on page 929.

GCLK_WDT can also be clocked from other sources if a more accurate clock is needed, but at the cost of higher power consumption.

16.5.4 DMA

Not applicable.

16.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the WDT interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

16.5.6 Events

Not applicable.

16.5.7 Debug Operation

When the CPU is halted in debug mode, the WDT will halt normal operation. If the WDT is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging. The WDT can be forced to halt operation during debugging.



16.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following registers:

Interrupt Flag Status and Clear register (INTFLAG - refer to INTFLAG)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

16.5.9 Analog Connections

Not applicable.

16.6 Functional Description

16.6.1 Principle of Operation

The Watchdog Timer (WDT) is a system for monitoring correct program operation, making it possible to recover from error situations such as runaway code by issuing a reset. When enabled, the WDT is a constantly running timer that is configured to a predefined time-out period. Before the end of the time-out period, the WDT should be reconfigured.

The WDT has two modes of operation, normal and window. Additionally, the user can enable Early Warning interrupt generation in each of the modes. The description for each of the basic modes is given below. The settings in the Control register (CTRL - refer to CTRL) and the Interrupt Enable register (INTENCLR/SET - refer to INTENCLR) determine the mode of operation, as illustrated in Table 16-1.

Table 16-1. WDT Operating Modes

ENABLE	WEN	Interrupt Enable	Mode
0	x	x	Stopped
1	0	0	Normal
1	0	1	Normal with Early Warning interrupt
1	1	0	Window
1	1	1	Window with Early Warning interrupt

16.6.2 Basic Operation

16.6.2.1 Initialization

The following registers are enable-protected:

- Control register (CTRL refer to CTRL), except the Enable bit (CTRL.ENABLE)
- Configuration register (CONFIG refer to CONFIG)
- Early Warning Interrupt Control register (EWCTRL refer to EWCTRL)

Any writes to these bits or registers when the WDT is enabled or is being enabled (CTRL.ENABLE is one) will be discarded. Writes to these registers while the WDT is being disabled will be completed after the disabling is complete.

Enable-protection is denoted by the Enable-Protected property in the register description.

Initialization of the WDT can be done only while the WDT is disabled. The WDT is configured by defining the required Time-Out Period bits in the Configuration register (CONFIG.PER). If window-mode operation is required, the Window



Enable bit in the Control register (CTRL.WEN) must be written to one and the Window Period bits in the Configuration register (CONFIG.WINDOW) must be defined.

16.6.2.2 Configurable Reset Values

On a power-on reset, some registers will be loaded with initial values from the NVM User Row. Refer to "NVM User Row Mapping" on page 20 for more details.

This encompasses the following bits and bit groups:

- Enable bit in the Control register (CTRL.ENABLE)
- Always-On bit in the Control register (CTRL.ALWAYSON)
- Watchdog Timer Windows Mode Enable bit in the Control register (CTRL.WEN)
- Watchdog Timer Windows Mode Time-Out Period bits in the Configuration register (CONFIG.WINDOW)
- Time-Out Period in the Configuration register (CONFIG.PER)
- Early Warning Interrupt Time Offset bits in the Early Warning Interrupt Control register (EWCTRL.EWOFFSET)

For more information about fuse locations, see "NVM User Row Mapping" on page 20.

16.6.2.3 Enabling and Disabling

The WDT is enabled by writing a one to the Enable bit in the Control register (CTRL.ENABLE). The WDT is disabled by writing a zero to CTRL.ENABLE.

The WDT can be disabled only while the Always-On bit in the Control register (CTRL.ALWAYSON) is zero.


16.6.2.4 Normal Mode

In normal-mode operation, the length of a time-out period is configured in CONFIG.PER. The WDT is enabled by writing a one to the Enable bit in the Control register (CTRL.ENABLE). Once enabled, if the WDT is not cleared from the application code before the time-out occurs, the WDT will issue a system reset. There are 12 possible WDT time-out (TO_{WDT}) periods, selectable from 8ms to 16s, and the WDT can be cleared at any time during the time-out period. A new WDT time-out period will be started each time the WDT is cleared by writing 0xA5 to the Clear register (CLEAR - refer to CLEAR). Writing any value other than 0xA5 to CLEAR will issue an immediate system reset.

By default, WDT issues a system reset upon a time-out, and the early warning interrupt is disabled. If an early warning interrupt is required, the Early Warning Interrupt Enable bit in the Interrupt Enable register (INTENSET.EW) must be enabled. Writing a one to the Early Warning Interrupt bit in the Interrupt Enable Set register (INTENSET.EW) enables the interrupt, and writing a one to the Early Warning Interrupt bit in the Interrupt Enable Clear register (INTENCLR.EW) disables the interrupt. If the Early Warning Interrupt is enabled, an interrupt is generated prior to a watchdog time-out condition. In normal mode, the Early Warning Offset bits in the Early Warning Interrupt Control register (EWCTRL.EWOFFSET) define the time where the early warning interrupt occurs. The normal-mode operation is illustrated in Figure 16-2.



Figure 16-2. Normal-Mode Operation




16.6.2.5 Window Mode

In window-mode operation, the WDT uses two different time-out periods, a closed window time-out period (TOwdtw) and the normal, or open, time-out period (TOwdt). The closed window time-out period defines a duration from 8ms to 16s where the WDT cannot be reset. If the WDT is cleared during this period, the WDT will issue a system reset. The normal WDT time-out period, which is also from 8ms to 16s, defines the duration of the open period during which the WDT can be cleared. The open period will always follow the closed period, and so the total duration of the time-out period is the sum of the closed window and the open window time-out periods. The closed window is defined by the Window Period bits in the Configuration register (CONFIG.WINDOW), and the open window is defined by the Period bits in the Configuration register (CONFIG.PER).

By default, the WDT issues a system reset upon a time-out and the Early Warning interrupt is disabled. If an Early Warning interrupt is required, INTENCLR/SET.EW must be set. Writing a one to INTENSET.EW enables the interrupt, and writing a one to INTENCLR.EW disables the interrupt. If the Early Warning interrupt is enabled in window mode, the interrupt is generated at the start of the open window period.

The window mode operation is illustrated in Figure 16-3.

Figure 16-3. Window-Mode Operation





16.6.3 Additional Features

16.6.3.1 Always-On Mode

The always-on mode is enabled by writing a one to the Always-On bit in the Control register (CTRL.ALWAYSON). When the always-on mode is enabled, the WDT runs continuously, regardless of the state of CTRL.ENABLE. Once written, the Always-On bit can only be cleared by a power-on reset. The Configuration (CONFIG) and Early Warning Control (EWCTRL) registers are read-only registers while the CTRL.ALWAYSON bit is set. Thus, the time period configuration bits (CONFIG.PER, CONFIG.WINDOW, EWCTRL.EWOFFSET) of the WDT cannot be changed.

Enabling or disabling window-mode operation by writing the Window Enable bit (CTRL.WEN) is allowed while in the always-on mode, but note that CONFIG.PER cannot be changed.

The Interrupt Clear and Interrupt Set registers are accessible in the always-on mode. The Early Warning interrupt can still be enabled or disabled while in the always-on mode, but note that EWCTRL.EWOFFSET cannot be changed.

Table 16-2 shows the operation of the WDT when CTRL.ALWAYSON is set.

Table 16-2. WDT Operating Modes With Always-On

WEN	Interrupt enable	Mode
0	0	Always-on and normal mode
0	1	Always-on and normal mode with Early Warning interrupt
1	0	Always-on and window mode
1	1	Always-on and window mode with Early Warning interrupt

16.6.4 Interrupts

The WDT has the following interrupt sources:

Early Warning

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the WDT is reset. See INTFLAG for details on how to clear interrupt flags.

The WDT has one common interrupt request line for all the interrupt sources. The user must read INTFLAG to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

The Early Warning interrupt behaves differently in normal mode and in window mode. In normal mode, the Early Warning interrupt generation is defined by the Early Warning Offset in the Early Warning Control register (EWCTRL.EWOFFSET). The Early Warning Offset bits define the number of GCLK_WDT clocks before the interrupt is generated, relative to the start of the watchdog time-out period. For example, if the WDT is operating in normal mode with CONFIG.PER = 0x2 and EWCTRL.EWOFFSET = 0x1, the Early Warning interrupt is generated 16 GCLK_WDT clock cycles from the start of the watchdog time-out period, and the watchdog time-out system reset is generated 32 GCLK_WDT clock cycles from the start of the watchdog time-out period. The user must take caution when programming the Early Warning Offset bits. If these bits define an Early Warning interrupt generation time greater than the watchdog time-out period, the watchdog time-out system reset is generated prior to the Early Warning interrupt. Thus, the Early Warning interrupt will never be generated.



In window mode, the Early Warning interrupt is generated at the start of the open window period. In a typical application where the system is in sleep mode, it can use this interrupt to wake up and clear the Watchdog Timer, after which the system can perform other tasks or return to sleep mode.

16.6.5 Synchronization

Due to the asynchronicity between CLK_WDT_APB and GCLK_WDT some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete. The synchronization Ready interrupt can be used to signal when sync is complete. This can be accessed via the Synchronization Ready Interrupt Flag in the Interrupt Flag Status and Clear register (INTFLAG.SYNCRDY).

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following registers need synchronization when written:

- Control register (CTRL)
- Clear register (CLEAR)

Write-synchronization is denoted by the Write-Synchronized property in the register description.



16.7 Register Summary

Table 16-3. Register Summary

Offset	Name	Bit Pos.								
0x0	CTRL	7:0	ALWAYSON					WEN	ENABLE	
0x1	CONFIG	7:0	WINDOW[3:0]			PER[3:0]				
0x2	EWCTRL	7:0					EWOFFSET[3:0]			
0x3	Reserved									
0x4	INTENCLR	7:0								EW
0x5	INTENSET	7:0								EW
0x6	INTFLAG	7:0								EW
0x7	STATUS	7:0	SYNCBUSY							
0x8	CLEAR	7:0		CLEAR[7:0]						



16.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Please refer to "Register Access Protection" on page 197 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Please refer to "Synchronization" on page 201 for details.

Some registers are enable-protected, meaning they can be written only when the WDT is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



16.8.1 Control

Name: CTRL
Offset: 0x0
Reset: 0xXX

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
	ALWAYSON					WEN	ENABLE	
Access	R/W	R	R	R	R	R/W	R/W	R
Reset	Χ	0	0	0	0	Х	Χ	0

Bit 7 – ALWAYSON: Always-On

This bit allows the WDT to run continuously. After being written to one, this bit cannot be written to zero, and the WDT will remain enabled until a power-on reset is received. When this bit is one, the Control register (CTRL), the Configuration register (CONFIG) and the Early Warning Control register (EWCTRL) will be read-only, and any writes to these registers are not allowed. Writing a zero to this bit has no effect.

0: The WDT is enabled and disabled through the ENABLE bit.

1: The WDT is enabled and can only be disabled by a power-on reset (POR).

This bit is not enable-protected.

This bit is loaded from NVM User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Bits 6:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – WEN: Watchdog Timer Window Mode Enable

This bit enables window mode. Can be written only while CTRL.ALWAYSON is zero. The initial value of this bit is loaded from Flash Calibration.

- 0: Window mode is disabled (normal operation).
- 1: Window mode is enabled.

This bit is loaded from NVM User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Bit 1 – ENABLE: Enable

This bit enables or disables the WDT. Can only be written while CTRL.ALWAYSON is zero.

- 0: The WDT is disabled.
- 1: The WDT is enabled.

Due to synchronization, there is delay from writing CTRL.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately, and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY will be cleared when the operation is complete.

This bit is not enable-protected.

This bit is loaded from NVM User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



16.8.2 Configuration

Name: CONFIG

Offset: 0x1
Reset: 0xXX

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0	
		WINDO)W[3:0]		PER[3:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	Х	Χ	Х	Χ	Χ	Х	Χ	Χ	

Bits 7:4 – WINDOW[3:0]: Window Mode Time-Out Period

In window mode, these bits determine the watchdog closed window period as a number of oscillator cycles. The closed window periods are defined in Table 16-4.

These bits are loaded from NVM User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Table 16-4. Window Mode Time-Out Period

WINDOW[3:0]	Description
0x0	8 clock cycles
0x1	16 clock cycles
0x2	32 clock cycles
0x3	64 clock cycles
0x4	128 clock cycles
0x5	256 clock cycles
0x6	512 clock cycles
0x7	1024 clock cycles
0x8	2048 clock cycles
0x9	4096 clock cycles
0xA	8192 clock cycles
0xB	16384 clock cycles
0xC-0xF	Reserved

Bits 3:0 – PER[3:0]: Time-Out Period

These bits determine the watchdog time-out period as a number of GCLK_WDT clock cycles. In window mode operation, these bits define the open window period. The different typical time-out periods are found in Table 16-5. These bits are loaded from NVM User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.



Table 16-5. Time-Out Period

PER[3:0]	Description
0x0	8 clock cycles
0x1	16 clock cycles
0x2	32 clock cycles
0x3	64 clock cycles
0x4	128 clock cycles
0x5	256 clock cycles
0x6	512 clock cycles
0x7	1024 clock cycles
0x8	2048 clock cycles
0x9	4096 clock cycles
0xA	8192 clock cycles
0xB	16384 clock cycles
0xC-0xF	Reserved



16.8.3 Early Warning Interrupt Control

Name: EWCTRL

Offset: 0x2 **Reset:** 0x0X

Property: Enable-Protected, Write-Protected

Bit	7	6	5	4	3	2	1	0	
					EWOFFSET[3:0]				
Access	R	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	Χ	Χ	Χ	X	

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:0 – EWOFFSET[3:0]: Early Warning Interrupt Time Offset

These bits determine the number of GCLK_WDT clocks in the offset from the start of the watchdog time-out period to when the Early Warning interrupt is generated. The Early Warning Offset is defined in Table 16-6. These bits are loaded from NVM User Row at startup. Refer to "NVM User Row Mapping" on page 20 for more details.

Table 16-6. Early Warning Interrupt Time Offset

EWOFFSET[3:0]	Description
0x0	8 clock cycles
0x1	16 clock cycles
0x2	32 clock cycles
0x3	64 clock cycles
0x4	128 clock cycles
0x5	256 clock cycles
0x6	512 clock cycles
0x7	1024 clock cycles
0x8	2048 clock cycles
0x9	4096 clock cycles
0xA	8192 clock cycles
0xB	16384 clock cycles
0xC-0xF	Reserved



16.8.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x4 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
								EW	
Access	R	R	R	R	R	R	R	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – EW: Early Warning Interrupt Enable

0: The Early Warning interrupt is disabled.

1: The Early Warning interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit disables the Early Warning interrupt.



16.8.5 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x5 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
								EW	
Access	R	R	R	R	R	R	R	R/W	_
Reset	0	0	0	0	0	0	0	0	

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – EW: Early Warning Interrupt Enable

0: The Early Warning interrupt is disabled.

1: The Early Warning interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit enables the Early Warning interrupt.



16.8.6 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x6 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
								EW
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – EW: Early Warning

This flag is set when an Early Warning interrupt occurs, as defined by the EWOFFSET bit group in EWCTRL. Writing a zero to this bit has no effect.

Writing a one to this bit clears the Early Warning interrupt flag.



16.8.7 Status

Name: STATUS

Offset: 0x7 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy

This bit is cleared when the synchronization of registers between clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



16.8.8 Clear

Name: CLEAR
Offset: 0x8
Reset: 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
	CLEAR[7:0]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0

• Bits 7:0 - CLEAR[7:0]: Watchdog Clear

Writing 0xA5 to this register will clear the Watchdog Timer and the watchdog time-out period is restarted. Writing any other value will issue an immediate system reset.

Table 16-7. Watchdog Clear

CLEAR[7:0]	Name	Description
0x0-0xA4		Reserved
0xA5	KEY	Clear Key
0xA6-0xFF		Reserved



17. RTC - Real-Time Counter

17.1 Overview

The Real-Time Counter (RTC) is a 32-bit counter with a 10-bit programmable prescaler that typically runs continuously to keep track of time. The RTC can wake up the device from sleep modes using the alarm/compare wake up, periodic wake up or overflow wake up mechanisms.

The RTC is typically clocked by the 1.024kHz output from the 32.768kHz High-Accuracy Internal Crystal Oscillator(OSC32K) and this is the configuration optimized for the lowest power consumption. The faster 32.768kHz output can be selected if the RTC needs a resolution higher than 1ms. The RTC can also be clocked from other sources, selectable through the Generic Clock module (GCLK).

The RTC can generate periodic peripheral events from outputs of the prescaler, as well as alarm/compare interrupts and peripheral events, which can trigger at any counter value. Additionally, the timer can trigger an overflow interrupt and peripheral event, and be reset on the occurrence of an alarm/compare match. This allows periodic interrupts and peripheral events at very long and accurate intervals.

The 10-bit programmable prescaler can scale down the clock source, and so a wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the minimum counter tick interval is 30.5µs, and time-out periods can range up to 36 hours. With the counter tick interval configured to 1s, the maximum time-out period is more than 136 years.

17.2 Features

- 32-bit counter with 10-bit prescaler
- Multiple clock sources
- 32-bit or 16-bit Counter mode
 - One 32-bit or two 16-bit compare values
- Clock/Calendar mode
 - Time in seconds, minutes and hours (12/24)
 - · Date in day of month, month and year
 - Leap year correction
- Digital prescaler correction/tuning for increased accuracy
- Overflow, alarm/compare match and prescaler interrupts and events
 - Optional clear on alarm/compare match

17.3 Block Diagram

Figure 17-1. RTC Block Diagram (Mode 0 — 32-Bit Counter)






Figure 17-2. RTC Block Diagram (Mode 1 — 16-Bit Counter)





Figure 17-3. RTC Block Diagram (Mode 2 — Clock/Calendar)



17.4 Signal Description

Not applicable.

17.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

17.5.1 I/O Lines

Not applicable.

17.5.2 Power Management

The RTC can continue to operate in any sleep mode. The RTC interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

The RTC will be reset only at power-on (POR) or by writing a one to the Software Reset bit in the Control register (CTRL.SWRST).



17.5.3 Clocks

The RTC bus clock (CLK_RTC_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_RTC_APB can be found in the Peripheral Clock Masking section in the "PM – Power Manager" on page 102.

A generic clock (GCLK_RTC) is required to clock the RTC. This clock must be configured and enabled in the Generic Clock Controller before using the RTC. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

This generic clock is asynchronous to the user interface clock (CLK_RTC_APB). Due to this asynchronicity, accessing certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 220 for further details.

The RTC should never be used with the generic clock generator 0.

17.5.4 DMA

Not applicable.

17.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the RTC interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

17.5.6 Events

To use the RTC event functionality, the corresponding events need to be configured in the event system. Refer to "EVSYS – Event System" on page 390 for details.

17.5.7 Debug Operation

When the CPU is halted in debug mode the RTC will halt normal operation. The RTC can be forced to continue operation during debugging. Refer to the DBGCTRL register for details.

17.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following registers:

- Interrupt Flag Status and Clear register (INTFLAG refer to INTFLAG)
- Read Request register (READREQ refer to READREQ)
- Status register (STATUS refer to STATUS)
- Debug register (DBGCTRL refer to DBGCTRL)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

17.5.9 Analog Connections

A 32.768kHz crystal can be connected to the TOSC1 and TOSC2 pins, along with any required load capacitors. For details on recommended crystal characteristics and load capacitors, refer to "Electrical Characteristics" on page 900 for details.



17.6 Functional Description

17.6.1 Principle of Operation

The RTC keeps track of time in the system and enables periodic events, as well as interrupts and events at a specified time. The RTC consists of a 10-bit prescaler that feeds a 32-bit counter. The actual format of the 32-bit counter depends on the RTC operating mode.

17.6.2 Basic Operation

17.6.2.1 Initialization

The following bits are enable-protected, meaning that they can only be written when the RTC is disabled (CTRL.ENABLE is zero):

- Operating Mode bits in the Control register (CTRL.MODE)
- Prescaler bits in the Control register (CTRL.PRESCALER)
- Clear on Match bit in the Control register (CTRL.MATCHCLR)
- Clock Representation bit in the Control register (CTRL.CLKREP)

The following register is enable-protected:

Event Control register (EVCTRL - refer to EVCTRL)

Any writes to these bits or registers when the RTC is enabled or being disabled (CTRL.ENABLE is one) will be discarded. Writes to these bits or registers while the RTC is being disabled will be completed after the disabling is complete.

Enable-protection is denoted by the Enable-Protection property in the register description.

Before the RTC is enabled, it must be configured, as outlined by the following steps:

- RTC operation mode must be selected by writing the Operating Mode bit group in the Control register (CTRL.MODE)
- Clock representation must be selected by writing the Clock Representation bit in the Control register (CTRL.CLKREP)
- Prescaler value must be selected by writing the Prescaler bit group in the Control register (CTRL.PRESCALER)

The RTC prescaler divides down the source clock for the RTC counter. The frequency of the RTC clock (CLK RTC CNT) is given by the following formula:

$$f_{\text{CLK_RTC_CNT}} = \frac{f_{\text{GCLK_RTC}}}{2^{\text{PRESCALER}}}$$

The frequency of the generic clock, GCLK_RTC, is given by f_{GCLK_RTC} , and $f_{CLK_RTC_CNT}$ is the frequency of the internal prescaled RTC clock, CLK_RTC_CNT.

Note that in the Clock/Calendar mode, the prescaler must be configured to provide a 1Hz clock to the counter for correct operation.

17.6.2.2 Enabling, Disabling and Resetting

The RTC is enabled by writing a one to the Enable bit in the Control register (CTRL.ENABLE). The RTC is disabled by writing a zero to CTRL.ENABLE.

The RTC should be disabled before resetting it.

The RTC is reset by writing a one to the Software Reset bit in the Control register (CTRL.SWRST). All registers in the RTC, except DBGCTRL, will be reset to their initial state, and the RTC will be disabled.

Refer to the CTRL register for details.



17.6.3 Operating Modes

The RTC counter supports three RTC operating modes: 32-bit Counter, 16-bit Counter and Clock/Calendar. The operating mode is selected by the Operating Mode bit group in the Control register (CTRL.MODE).

17.6.3.1 32-Bit Counter (Mode 0)

When the RTC Operating Mode bits in the Control register (CTRL.MODE) are zero, the counter operates in 32-bit Counter mode. The block diagram of this mode is shown in Figure 17-1. When the RTC is enabled, the counter will increment on every 0-to-1 transition of CLK_RTC_CNT. The counter will increment until it reaches the top value of 0xFFFFFFF, and then wrap to 0x00000000. This sets the Overflow Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.OVF).

The RTC counter value can be read from or written to the Counter Value register (COUNT) in 32-bit format.

The counter value is continuously compared with the 32-bit Compare register (COMP0). When a compare match occurs, the Compare 0Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.CMP0) is set on the next 0-to-1 transition of CLK_RTC_CNT.

If the Clear on Match bit in the Control register (CTRL.MATCHCLR) is one, the counter is cleared on the next counter cycle when a compare match with COMP0 occurs. This allows the RTC to generate periodic interrupts or events with longer periods than are possible with the prescaler events. Note that when CTRL.MATCHCLR is one, INTFLAG.CMP0 and INTFLAG.OVF will both be set simultaneously on a compare match with COMP0.

17.6.3.2 16-Bit Counter (Mode 1)

When CTRL.MODE is one, the counter operates in 16-bit Counter mode as shown in Figure 17-2. When the RTC is enabled, the counter will increment on every 0-to-1 transition of CLK_RTC_CNT. In 16-bit Counter mode, the 16-bit Period register (PER) holds the maximum value of the counter. The counter will increment until it reaches the PER value, and then wrap to 0x0000. This sets the Overflow Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.OVF).

The RTC counter value can be read from or written to the Counter Value register (COUNT) in 16-bit format.

The counter value is continuously compared with the 16-bit Compare registers (COMPn, n=0–1). When a compare match occurs, the Compare n Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.CMPn, n=0–1) is set on the next 0-to-1 transition of CLK_RTC_CNT.

17.6.3.3 Clock/Calendar (Mode 2)

When CTRL.MODE is two, the counter operates in Clock/Calendar mode, as shown in Figure 17-3. When the RTC is enabled, the counter will increment on every 0-to-1 transition of CLK_RTC_CNT. The selected clock source and RTC prescaler must be configured to provide a 1Hz clock to the counter for correct operation in this mode.

The time and date can be read from or written to the Clock Value register (CLOCK) in a 32-bit time/date format. Time is represented as:

- Seconds
- Minutes
- Hours

Hours can be represented in either 12- or 24-hour format, selected by the Clock Representation bit in the Control register (CTRL.CLKREP). This bit can be changed only while the RTC is disabled.

Date is represented as:

- Day as the numeric day of the month (starting at 1)
- Month as the numeric month of the year (1 = January, 2 = February, etc.)
- Year as a value counting the offset from a reference value that must be defined in software

The date is automatically adjusted for leap years, assuming every year divisible by 4 is a leap year. Therefore, the reference value must be a leap year, e.g. 2000. The RTC will increment until it reaches the top value of 23:59:59 December 31 of year 63, and then wrap to 00:00:00 January 1 of year 0. This will set the Overflow Interrupt flag in the Interrupt Flag Status and Clear registers (INTFLAG.OVF).



The clock value is continuously compared with the 32-bit Alarm register (ALARM0). When an alarm match occurs, the Alarm 0 Interrupt flag in the Interrupt Flag Status and Clear registers (INTFLAG.ALARMn0) is set on the next 0-to-1 transition of CLK RTC CNT.

A valid alarm match depends on the setting of the Alarm Mask Selection bits in the Alarm 0 Mask register (MASK0.SEL). These bits determine which time/date fields of the clock and alarm values are valid for comparison and which are ignored.

If the Clear on Match bit in the Control register (CTRL.MATCHCLR) is one, the counter is cleared on the next counter cycle when an alarm match with ALARM0 occurs. This allows the RTC to generate periodic interrupts or events with longer periods than are possible with the prescaler events (see "Periodic Events" on page 218). Note that when CTRL.MATCHCLR is one, INTFLAG.ALARM0 and INTFLAG.OVF will both be set simultaneously on an alarm match with ALARM0.

17.6.4 Additional Features


17.6.4.1 Periodic Events

The RTC prescaler can generate events at periodic intervals, allowing flexible system tick creation. Any of the upper eight bits of the prescaler (bits 2 to 9) can be the source of an event. When one of the Periodic Event Output bits in the Event Control register (EVCTRL.PEREOn) is one, an event is generated on the 0-to1 transition of the related bit in the prescaler, resulting in a periodic event frequency of:

$$f_{PERIODIC} = \frac{f_{GCLK_RTC}}{2^{n+3}}$$

f_{GCLK_RTC} is the frequency of the internal prescaler clock, GCLK_RTC, and *n* is the position of the EVCTRL.PEREOn bit. For example, PER0 will generate an event every 8 GCLK_RTC cycles, PER1 every 16 cycles, etc. This is shown in Figure 17-4. Periodic events are independent of the prescaler setting used by the RTC counter, except if CTRL.PRESCALER is zero. Then, no periodic events will be generated.

Figure 17-4. Example Periodic Events



17.6.4.2 Frequency Correction

The RTC Frequency Correction module employs periodic counter corrections to compensate for a too-slow or too-fast oscillator. Frequency correction requires that CTRL.PRESCALER is greater than 1.

The digital correction circuit adds or subtracts cycles from the RTC prescaler to adjust the frequency in approximately 1PPM steps. Digital correction is achieved by adding or skipping a single count in the prescaler once every 1024 GCLK_RTC cycles. The Value bit group in the Frequency Correction register (FREQCORR.VALUE) determines the number of times the adjustment is applied over 976 of these periods. The resulting correction is as follows:

Correction in PPM =
$$\frac{\text{FREQCORR.VALUE}}{1024 \cdot 976} \cdot 10^6 \text{PPM}$$



This results in a resolution of 1.0006PPM.

The Sign bit in the Frequency Correction register (FREQCORR.SIGN) determines the direction of the correction. A positive value will speed up the frequency, and a negative value will slow down the frequency.

Digital correction also affects the generation of the periodic events from the prescaler. When the correction is applied at the end of the correction cycle period, the interval between the previous periodic event and the next occurrence may also be shortened or lengthened depending on the correction value.

17.6.5 DMA Operation

Not applicable.

17.6.6 Interrupts

The RTC has the following interrupt sources:

- Overflow
- Compare m
- Alarm m
- Synchronization Ready

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the RTC is reset. See INTFLAG for details on how to clear interrupt flags. The RTC has one common interrupt request line for all the interrupt sources. The user must read INTFLAG to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

17.6.7 Events

The RTC can generate the following output events, which are generated in the same way as the corresponding interrupts:

- Overflow (OVF)
- Period n (PERn)
- Compare n (CMPn)
- Alarm n (ALARMn)

Output events must be enabled to be generated. Writing a one to an Event Output bit in the Event Control register (EVCTRL.xxEO) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event. Refer to "EVSYS – Event System" on page 390 for details.

17.6.8 Sleep Mode Operation

The RTC will continue to operate in any sleep mode where the source clock is active. The RTC interrupts can be used to wake up the device from a sleep mode, or the RTC events can trigger other operations in the system without exiting the sleep mode.

An interrupt request will be generated after the wake-up if the Interrupt Controller is configured accordingly. Otherwise the CPU will wake up directly, without triggering an interrupt. In this case, the CPU will continue executing from the instruction following the entry into sleep.

The periodic events can also wake up the CPU through the interrupt function of the Event System. In this case, the event must be enabled and connected to an event channel with its interrupt enabled. See "EVSYS – Event System" on page 390 for more information.



17.6.9 Synchronization

Due to the asynchronicity between CLK_RTC_APB and GCLK_RTC some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete. The synchronization Ready interrupt can be used to signal when sync is complete. This can be accessed via the Synchronization Ready Interrupt Flag in the Interrupt Flag Status and Clear register (INTFLAG.SYNCRDY).

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following bits need synchronization when written:

- Software Reset bit in the Control register (CTRL.SWRST)
- Enable bit in the Control register (CTRL.ENABLE)

The following registers need synchronization when written:

- The Counter Value register (COUNT)
- The Clock Value register (CLOCK)
- The Counter Period register (PER)
- The Compare n Value registers (COMPn)
- The Alarm n Value registers (ALARMn)
- The Frequency Correction register (FREQCORR)
- The Alarm n Mask register (MASKn)

Write-synchronization is denoted by the Write-Synchronization property in the register description.

The following registers need synchronization when read:

- The Counter Value register (COUNT)
- The Clock Value register (CLOCK)

Read-synchronization is denoted by the Read-Synchronization property in the register description.



17.7 Register Summary

The register mapping depends on the Operating Mode bits in the Control register (CTRL.MODE). The register summary is presented for each of the three modes.

Table 17-1. MODE0 - Mode Register Summary

Offset	Name	Bit Pos.									
0x00	CTRL	7:0	MATCHCLR				MODI	E[1:0]	ENABLE	SWRST	
0x01	CIRL	15:8						PRESCA	LER[3:0]		
0x02	READREQ	7:0					ADDF	R[5:0]			
0x03	READREQ	15:8	RREQ	RCONT							
0x04	EVCTRL	7:0	PEREO7	PEREO6	PEREO5	PEREO4	PEREO3	PEREO2	PEREO1	PEREO0	
0x05	EVOIRL	15:8	OVFEO							CMPEO0	
0x06	INTENCLR	7:0	OVF	SYNCRDY						CMP0	
0x07	INTENSET	7:0	OVF	SYNCRDY						CMP0	
0x08	INTFLAG	7:0	OVF	SYNCRDY						CMP0	
0x09	Reserved										
0x0A	STATUS	7:0	SYNCBUSY								
0x0B	DBGCTRL	7:0								DBGRUN	
0x0C	FREQCORR	7:0	SIGN				VALUE[6:0]				
0x0D 0x0F	Reserved										
0x10		7:0				COUN	NT[7:0]				
0x11	COUNT	15:8				COUN	IT[15:8]				
0x12	COON	23:16				COUN	T[23:16]				
0x13		31:24				COUN	T[31:24]				
0x14	Reserved										
0x17	Reserved										
0x18		7:0		COMP[7:0]							
0x19	COMPO	15:8				COM	P[15:8]				
0x1A	COMP0	23:16				COMP	P[23:16]				
0x1B		31:24				COMF	P[31:24]				

Table 17-2. MODE1 - Mode Register Summary

Offset	Name	Bit Pos.										
0x00	CTRL	7:0					MOD	E[1:0]	ENABLE	SWRST		
0x01	CIRL	15:8						PRESCA	LER[3:0]			
0x02	READREQ 7:0					ADDR[5:0]						
0x03	READREQ	15:8	RREQ	RCONT								
0x04	EVCTRL	7:0	PEREO7	PEREO6	PEREO5	PEREO4	PEREO3	PEREO2	PEREO1	PEREO0		
0x05	EVCIRL	15:8	OVFEO						CMPEO1	CMPEO0		
0x06	INTENCLR	7:0	OVF	SYNCRDY					CMP1	CMP0		
0x07	INTENSET	7:0	OVF	SYNCRDY					CMP1	CMP0		



Offset	Name	Bit Pos.									
80x0	INTFLAG	7:0	OVF	SYNCRDY					CMP1	CMP0	
0x09	Reserved										
0x0A	STATUS	7:0	SYNCBUSY								
0x0B	DBGCTRL	7:0								DBGRUN	
0x0C	FREQCORR	7:0	SIGN		1		VALUE[6:0]				
0x0D											
 0x0F	Reserved										
0x10	COUNT	7:0		COUNT[7:0]							
0x11	COUNT	15:8				COUN	T[15:8]				
0x12	Reserved										
0x13	Reserved										
0x14	PER	7:0				PER	[7:0]			<u>'</u>	
0x15	FLIX	15:8				PER	[15:8]				
0x16	Reserved										
0x17	Reserved										
0x18	COMP0	7:0				COM	P[7:0]				
0x19	COIVIFU	15:8		COMP[15:8]							
0x1A	COMP1	7:0 COMP[7:0]									
0x1B	COME	15:8				COMF	P[15:8]				

Table 17-3. MODE2 - Mode Register Summary

Offset	Name	Bit Pos.								
0x00	CTRL	7:0	MATCHCLR	CLKREP			MOD	E[1:0]	ENABLE	SWRST
0x01	CIRL	15:8			PRESCALER[3:0]					
0x02	READREQ	7:0					ADD	R[5:0]		
0x03	READREQ	15:8	RREQ	RCONT						
0x04	EVCTRL	7:0	PEREO7	PEREO6	PEREO5	PEREO4	PEREO3	PEREO2	PEREO1	PEREO0
0x05	EVOIRL	15:8	OVFEO							ALARMEO0
0x06	INTENCLR	7:0	OVF	SYNCRDY						ALARM0
0x07	INTENSET	7:0	OVF	SYNCRDY						ALARM0
0x08	INTFLAG	7:0	OVF	SYNCRDY						ALARM0
0x09	Reserved									
0x0A	STATUS	7:0	SYNCBUSY							
0x0B	DBGCTRL	7:0								DBGRUN
0x0C	FREQCORR	7:0	SIGN				VALUE[6:0]			
0x0D 0x0F	Reserved									
0x10		7:0	MINUT	ΓΕ[1:0]			SECO	ND[5:0]		
0x11	CLOCK 15:8			HOU	₹[3:0]			MINU ⁻	TE[5:2]	
0x12	OLOGIC	23:16	MONT	H[1:0]			DAY[4:0] HOU			
0x13		31:24			YEAR	R[5:0]			MON ⁻	TH[3:2]



Offset	Name	Bit Pos.								
0x14										
 0x17	Reserved									
0x18		7:0	MINUTE[1:0]	SECOND[5:0]						
0x19	ALARM	15:8	HOU	JR[3:0]	R[3:0] MINU				TE[5:2]	
0x1A	ALARIVI	23:16	MONTH[1:0]			DAY[4:0]			HOUR[4]	
0x1B		31:24		YEAR[5:0] MONTH[3:2]					H[3:2]	
0x1C	MASK	7:0		SEL[2:0]						



17.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Please refer to "Register Access Protection" on page 215 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Please refer to "Synchronization" on page 220 for details.

Some registers are enable-protected, meaning they can only be written when the RTC is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



17.8.1 Control - MODE0

 Name:
 CTRL

 Offset:
 0x00

 Reset:
 0x0000

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
						PRESCA	LER[3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	MATCHCLR				MODI	[1:0]	ENABLE	SWRST
Access	R/W	R	R	R	R/W	R/W	R/W	W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 11:8 – PRESCALER[3:0]: Prescaler

These bits define the prescaling factor for the RTC clock source (GCLK_RTC) to generate the counter clock (CLK_RTC_CNT).

These bits are not synchronized.

Table 17-4. Prescaler

PRESCALER[3:0]	Name	Description
0x0	DIV1	CLK_RTC_CNT = GCLK_RTC/1
0x1	DIV2	CLK_RTC_CNT = GCLK_RTC/2
0x2	DIV4	CLK_RTC_CNT = GCLK_RTC/4
0x3	DIV8	CLK_RTC_CNT = GCLK_RTC/8
0x4	DIV16	CLK_RTC_CNT = GCLK_RTC/16
0x5	DIV32	CLK_RTC_CNT = GCLK_RTC/32
0x6	DIV64	CLK_RTC_CNT = GCLK_RTC/64
0x7	DIV128	CLK_RTC_CNT = GCLK_RTC/128
0x8	DIV256	CLK_RTC_CNT = GCLK_RTC/256
0x9	DIV512	CLK_RTC_CNT = GCLK_RTC/512
0xA	DIV1024	CLK_RTC_CNT = GCLK_RTC/1024
0xB-0xF		Reserved



Bit 7 – MATCHCLR: Clear on Match

This bit is valid only in Mode 0 and Mode 2. This bit can be written only when the peripheral is disabled.

- 0: The counter is not cleared on a Compare/Alarm 0 match.
- 1: The counter is cleared on a Compare/Alarm 0 match.

This bit is not synchronized.

Bits 6:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:2 – MODE[1:0]: Operating Mode

These bits define the operating mode of the RTC.

These bits are not synchronized.

Table 17-5. Operating Mode

MODE[1:0]	Name	Description
0x0	COUNT32	Mode 0: 32-bit Counter
0x1	COUNT16	Mode 1: 16-bit Counter
0x2	CLOCK	Mode 2: Clock/Calendar
0x3		Reserved

Bit 1 – ENABLE: Enable

- 0: The peripheral is disabled or being disabled.
- 1: The peripheral is enabled or being enabled.

Due to synchronization, there is delay from writing CTRL.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately, and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY will be cleared when the operation is complete.

This bit is not enable-protected.

Bit 0 – SWRST: Software Reset

- 0: There is no reset operation ongoing.
- 1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the RTC, except DBGCTRL, to their initial state, and the RTC will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete. CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.

This bit is not enable-protected.



17.8.2 Control - MODE1

 Name:
 CTRL

 Offset:
 0x00

 Reset:
 0x0000

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
						PRESCA	LER[3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					MODI	E[1:0]	ENABLE	SWRST
Access	R	R	R	R	R/W	R/W	R/W	W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 11:8 – PRESCALER[3:0]: Prescaler

These bits define the prescaling factor for the RTC clock source (GCLK_RTC) to generate the counter clock (CLK_RTC_CNT).

These bits are not synchronized.

Table 17-6. Prescaler

PRESCALER[3:0]	Name	Description
0x0	DIV1	CLK_RTC_CNT = GCLK_RTC/1
0x1	DIV2	CLK_RTC_CNT = GCLK_RTC/2
0x2	DIV4	CLK_RTC_CNT = GCLK_RTC/4
0x3	DIV8	CLK_RTC_CNT = GCLK_RTC/8
0x4	DIV16	CLK_RTC_CNT = GCLK_RTC/16
0x5	DIV32	CLK_RTC_CNT = GCLK_RTC/32
0x6	DIV64	CLK_RTC_CNT = GCLK_RTC/64
0x7	DIV128	CLK_RTC_CNT = GCLK_RTC/128
0x8	DIV256	CLK_RTC_CNT = GCLK_RTC/256
0x9	DIV512	CLK_RTC_CNT = GCLK_RTC/512
0xA	DIV1024	CLK_RTC_CNT = GCLK_RTC/1024
0xB-0xF		Reserved



Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:2 – MODE[1:0]: Operating Mode

These bits define the operating mode of the RTC.

These bits are not synchronized.

Table 17-7. Operating Mode

MODE[1:0]	Name	Description
0x0	COUNT32	Mode 0: 32-bit Counter
0x1	COUNT16	Mode 1: 16-bit Counter
0x2	CLOCK	Mode 2: Clock/Calendar
0x3		Reserved

Bit 1 – ENABLE: Enable

- 0: The peripheral is disabled or being disabled.
- 1: The peripheral is enabled or being enabled.

Due to synchronization, there is delay from writing CTRL.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately, and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY will be cleared when the operation is complete.

This bit is not enable-protected.

Bit 0 – SWRST: Software Reset

- 0: There is no reset operation ongoing.
- 1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the RTC, except DBGCTRL, to their initial state, and the RTC will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete. CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.

This bit is not enable-protected.



17.8.3 Control - MODE2

 Name:
 CTRL

 Offset:
 0x00

 Reset:
 0x0000

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
						PRESCA	LER[3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	MATCHCLR	CLKREP			MODI	E[1:0]	ENABLE	SWRST
Access	R/W	R/W	R	R	R/W	R/W	R/W	W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:8 – PRESCALER[3:0]: Prescaler

These bits define the prescaling factor for the RTC clock source (GCLK_RTC) to generate the counter clock (CLK_RTC_CNT).

These bits are not synchronized.

Table 17-8. Prescaler

PRESCALER[3:0]	Name	Description
0x0	DIV1	CLK_RTC_CNT = GCLK_RTC/1
0x1	DIV2	CLK_RTC_CNT = GCLK_RTC/2
0x2	DIV4	CLK_RTC_CNT = GCLK_RTC/4
0x3	DIV8	CLK_RTC_CNT = GCLK_RTC/8
0x4	DIV16	CLK_RTC_CNT = GCLK_RTC/16
0x5	DIV32	CLK_RTC_CNT = GCLK_RTC/32
0x6	DIV64	CLK_RTC_CNT = GCLK_RTC/64
0x7	DIV128	CLK_RTC_CNT = GCLK_RTC/128
0x8	DIV256	CLK_RTC_CNT = GCLK_RTC/256
0x9	DIV512	CLK_RTC_CNT = GCLK_RTC/512
0xA	DIV1024	CLK_RTC_CNT = GCLK_RTC/1024
0xB-0xF		Reserved



Bit 7 – MATCHCLR: Clear on Match

This bit is valid only in Mode 0 and Mode 2. This bit can be written only when the peripheral is disabled.

- 0: The counter is not cleared on a Compare/Alarm 0 match.
- 1: The counter is cleared on a Compare/Alarm 0 match.

This bit is not synchronized.

Bit 6 – CLKREP: Clock Representation

This bit is valid only in Mode 2 and determines how the hours are represented in the Clock Value (CLOCK) register. This bit can be written only when the peripheral is disabled.

0: 24 Hour

1: 12 Hour (AM/PM)

This bit is not synchronized.

Bits 5:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 3:2 - MODE[1:0]: Operating Mode

These bits define the operating mode of the RTC.

These bits are not synchronized.

Table 17-9. Operating Mode

MODE[1:0]	Name	Description
0x0	COUNT32	Mode 0: 32-bit Counter
0x1	COUNT16	Mode 1: 16-bit Counter
0x2	CLOCK	Mode 2: Clock/Calendar
0x3		Reserved

• Bit 1 - ENABLE: Enable

- 0: The peripheral is disabled or being disabled.
- 1: The peripheral is enabled or being enabled.

Due to synchronization, there is delay from writing CTRL.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately, and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY will be cleared when the operation is complete.

This bit is not enable-protected.

Bit 0 – SWRST: Software Reset

- 0: There is no reset operation ongoing.
- 1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the RTC, except DBGCTRL, to their initial state, and the RTC will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete. CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.

This bit is not enable-protected.



17.8.4 Read Request

Name: READREQ

Offset: 0x02 **Reset:** 0x0010

Property: -

Bit	15	14	13	12	11	10	9	8
	RREQ	RCONT						
Access	W	R/W	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					ADDF	R[5:0]		
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	1	0	0	0	0

Bit 15 – RREQ: Read Request

Writing a zero to this bit has no effect.

Writing a one to this bit requests synchronization of the register pointed to by the Address bit group (READ-REQ.ADDR) and sets the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY).

Bit 14 – RCONT: Read Continuously

Writing a zero to this bit disables continuous synchronization.

Writing a one to this bit enables continuous synchronization of the register pointed to by READREQ.ADDR. The register value will be synchronized automatically every time the register is updated. READREQ.RCONT prevents READREQ.RREQ from clearing automatically.

This bit is cleared when the register pointed to by READREQ.ADDR is written.

Bits 13:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:0 – ADDR[5:0]: Address

These bits select the offset of the register that needs read synchronization. In the RTC only the COUNT and CLOCK registers, which share the same address, are available for read synchronization. Therefore, the ADDR bit group is a read-only constant of 0x10.



17.8.5 Event Control - MODE0

Name: EVCTRL
Offset: 0x04
Reset: 0x0000

Property: Enable-Protected, Write-Protected

Bit	15	14	13	12	11	10	9	8
	OVFEO							CMPEO0
Access	R/W	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
	_	_	_					_
Bit	7	6	5	4	3	2	1	0
	PEREO7	PEREO6	PEREO5	PEREO4	PEREO3	PEREO2	PEREO1	PEREO0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 15 – OVFEO: Overflow Event Output Enable

- 0: Overflow event is disabled and will not be generated.
- 1: Overflow event is enabled and will be generated for every overflow.

Bits 14:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – CMPEO: Compare x Event Output Enable

- 0: Compare x event is disabled and will not be generated.
- 1: Compare x event is enabled and will be generated for every compare match.

• Bits 7:0 – PEREOx [x=7..0]: Periodic Interval x Event Output Enable

- 0: Periodic Interval x event is disabled and will not be generated.
- 1: Periodic Interval x event is enabled and will be generated.



17.8.6 Event Control - MODE1

Name: EVCTRL
Offset: 0x04
Reset: 0x0000

Property: Enable-Protected, Write-Protected

Bit	15	14	13	12	11	10	9	8
	OVFEO						CMPEO1	CMPEO0
Access	R/W	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	PEREO7	PEREO6	PEREO5	PEREO4	PEREO3	PEREO2	PEREO1	PEREO0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 15 – OVFEO: Overflow Event Output Enable

0: Overflow event is disabled and will not be generated.

1: Overflow event is enabled and will be generated for every overflow.

Bits 14:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 9:8 – CMPEOx [x=1..0]: Compare x Event Output Enable

0: Compare x event is disabled and will not be generated.

1: Compare x event is enabled and will be generated for every compare match.

• Bits 7:0 – PEREOx [x=7..0]: Periodic Interval x Event Output Enable

0: Periodic Interval x event is disabled and will not be generated.

1: Periodic Interval x event is enabled and will be generated.



17.8.7 Event Control - MODE2

Name: EVCTRL
Offset: 0x04
Reset: 0x0000

Property: Enable-Protected, Write-Protected

Bit	15	14	13	12	11	10	9	8
	OVFEO							ALARMEO0
Access	R/W	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	PEREO7	PEREO6	PEREO5	PEREO4	PEREO3	PEREO2	PEREO1	PEREO0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

Bit 15 – OVFEO: Overflow Event Output Enable

0: Overflow event is disabled and will not be generated.

1: Overflow event is enabled and will be generated for every overflow.

Bits 14:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – ALARMEO: Alarm x Event Output Enable

0: Alarm x event is disabled and will not be generated.

1: Alarm x event is enabled and will be generated for every alarm.

• Bits 7:0 – PEREOx [x=7..0]: Periodic Interval x Event Output Enable

0: Periodic Interval x event is disabled and will not be generated.

1: Periodic Interval x event is enabled and will be generated.



17.8.8 Interrupt Enable Clear - MODE0

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x06 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY						CMP0
Access	R/W	R/W	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow Interrupt Enable

0: The Overflow interrupt is disabled.

1: The Overflow interrupt is enabled, and an interrupt request will be generated when the Overflow interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overflow Interrupt Enable bit and disable the corresponding interrupt.

Bit 6 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled, and an interrupt request will be generated when the Synchronization Ready interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready Interrupt Enable bit and disable the corresponding interrupt.

Bits 5:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 0 - CMP: Compare x Interrupt Enable

0: The Compare x interrupt is disabled.

1: The Compare x interrupt is enabled, and an interrupt request will be generated when the Compare x interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Compare x Interrupt Enable bit and disable the corresponding interrupt.



17.8.9 Interrupt Enable Clear - MODE1

Name: INTENCLR

Offset: 0x06 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY					CMP1	CMP0
Access	R/W	R/W	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow Interrupt Enable

0: The Overflow interrupt is disabled.

1: The Overflow interrupt is enabled, and an interrupt request will be generated when the Overflow interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overflow Interrupt Enable bit and disable the corresponding interrupt.

Bit 6 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled, and an interrupt request will be generated when the Synchronization Ready interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready Interrupt Enable bit and disable the corresponding interrupt.

Bits 5:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – CMPx [x=1..0]: Compare x Interrupt Enable

0: The Compare x interrupt is disabled.

1: The Compare x interrupt is enabled, and an interrupt request will be generated when the Compare x interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Compare x Interrupt Enable bit and disable the corresponding interrupt.



17.8.10 Interrupt Enable Clear - MODE2

Name: INTENCLR

Offset: 0x06 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY						ALARM0
Access	R/W	R/W	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow Interrupt Enable

0: The Overflow interrupt is disabled.

1: The Overflow interrupt is enabled, and an interrupt request will be generated when the Overflow interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overflow Interrupt Enable bit and disable the corresponding interrupt.

Bit 6 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The synchronization ready interrupt is disabled.

1: The synchronization ready interrupt is enabled, and an interrupt request will be generated when the Synchronization Ready interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready Interrupt Enable bit and disable the corresponding interrupt.

Bits 5:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 0 - ALARM: Alarm x Interrupt Enable

0: The Alarm x interrupt is disabled.

1: The Alarm x interrupt is enabled, and an interrupt request will be generated when the Alarm x interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit disables the Alarm x interrupt.



17.8.11 Interrupt Enable Set - MODE0

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x07 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
	OVF	SYNCRDY						CMP0	
Access	R/W	R/W	R	R	R	R	R	R/W	
Reset	0	0	0	0	0	0	0	0	

Bit 7 – OVF: Overflow Interrupt Enable

0: The overflow interrupt is disabled.

1: The overflow interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overflow Interrupt Enable bit and enable the Overflow interrupt.

Bit 6 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The synchronization ready interrupt is disabled.

1: The synchronization ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Synchronization Ready Interrupt Enable bit and enable the Synchronization Ready interrupt.

Bits 5:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – CMP: Compare x Interrupt Enable

0: The compare x interrupt is disabled.

1: The compare x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Compare x Interrupt Enable bit and enable the Compare x interrupt.



17.8.12 Interrupt Enable Set - MODE1

Name: INTENSET

Offset: 0x07 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY					CMP1	CMP0
Access	R/W	R/W	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow Interrupt Enable

0: The overflow interrupt is disabled.

1: The overflow interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overflow interrupt bit and enable the Overflow interrupt.

Bit 6 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The synchronization ready interrupt is disabled.

1: The synchronization ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Synchronization Ready Interrupt Enable bit and enable the Synchronization Ready interrupt.

Bits 5:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 - CMPx [x=1..0]: Compare x Interrupt Enable

0: The compare x interrupt is disabled.

1: The compare x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Compare x Interrupt Enable bit and enable the Compare x interrupt.



17.8.13 Interrupt Enable Set - MODE2

Name: INTENSET

Offset: 0x07 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY						ALARM0
Access	R/W	R/W	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow Interrupt Enable

0: The overflow interrupt is disabled.

1: The overflow interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overflow Interrupt Enable bit and enable the Overflow interrupt.

Bit 6 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The synchronization ready interrupt is disabled.

1: The synchronization ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Synchronization Ready Interrupt bit and enable the Synchronization Ready interrupt.

Bits 5:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 0 - ALARM: Alarm x Interrupt Enable

0: The alarm x interrupt is disabled.

1: The alarm x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Alarm x Interrupt Enable bit and enable the Alarm x interrupt.



17.8.14 Interrupt Flag Status and Clear - MODE0

Name: INTFLAG

Offset: 0x08 **Reset:** 0x00

Property:

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY						CMP0
Access	R/W	R/W	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow

This flag is cleared by writing a one to the flag.

This flag is set on the next CLK_RTC_CNT cycle after an overflow condition occurs, and an interrupt request will be generated ifINTENCLR/SET.OVF is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Overflow interrupt flag.

Bit 6 – SYNCRDY: Synchronization Ready

This flag is cleared by writing a one to the flag.

This flag is set on a 1-to-0 transition of the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY), except when caused by Enable or software Reset, and an interrupt request will be generated if INTEN-CLR/SET.SYNCRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Synchronization Ready interrupt flag.

Bits 5:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – CMP: Compare x

This flag is cleared by writing a one to the flag.

This flag is set on the next CLK_RTC_CNT cycle after a match with the compare condition, and an interrupt request will be generated if INTENCLR/SET.COMPx is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Compare x interrupt flag.



17.8.15 Interrupt Flag Status and Clear - MODE1

Name: INTFLAG

Offset: 0x08 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY					CMP1	CMP0
Access	R/W	R/W	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow

This flag is cleared by writing a one to the flag.

This flag is set on the next CLK_RTC_CNT cycle after an overflow condition occurs, and an interrupt request will be generated ifINTENCLR/SET.OVF is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Overflow interrupt flag.

Bit 6 – SYNCRDY: Synchronization Ready

This flag is cleared by writing a one to the flag.

This flag is set on a 1-to-0 transition of the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY), except when caused by Enable or software Reset, and an interrupt request will be generated if INTEN-CLR/SET.SYNCRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Synchronization Ready interrupt flag.

Bits 5:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – CMPx [x=1..0]: Compare x

This flag is cleared by writing a one to the flag.

This flag is set on the next CLK_RTC_CNT cycle after a match with the compare condition , and an interrupt request will be generated if INTENCLR/SET.COMPx is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Compare x interrupt flag.



17.8.16 Interrupt Flag Status and Clear - MODE2

Name: INTFLAG

Offset: 0x08 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	OVF	SYNCRDY						ALARM0
Access	R/W	R/W	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – OVF: Overflow

This flag is cleared by writing a one to the flag.

This flag is set on the next CLK_RTC_CNT cycle after an overflow condition occurs, and an interrupt request will be generated ifINTENCLR/SET.OVF is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Overflow interrupt flag.

Bit 6 – SYNCRDY: Synchronization Ready

This flag is cleared by writing a one to the flag.

This flag is set on a 1-to-0 transition of the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY), except when caused by Enable or software Reset, and an interrupt request will be generated if INTEN-CLR/SET.SYNCRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Synchronization Ready interrupt flag.

Bits 5:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 0 - ALARM: Alarm x

This flag is cleared by writing a one to the flag.

This flag is set on the next CLK_RTC_CNT cycle after a match with ALARMx condition occurs , and an interrupt request will be generated if INTENCLR/SET.ALARMx is also one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Alarm x interrupt flag.



17.8.17 Status

Name: STATUS
Offset: 0x0A
Reset: 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy

This bit is cleared when the synchronization of registers between the clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



17.8.18 Debug Control

Name: DBGCTRL

Offset: 0x0B **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
								DBGRUN
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – DBGRUN: Run During Debug

This bit is not reset by a software reset.

Writing a zero to this bit causes the RTC to halt during debug mode.

Writing a one to this bit allows the RTC to continue normal operation during debug mode.



17.8.19 Frequency Correction

Name: FREQCORR

Offset: 0x0C **Reset:** 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
	SIGN				VALUE[6:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – SIGN: Correction Sign

0: The correction value is positive, i.e., frequency will be increased.

1: The correction value is negative, i.e., frequency will be decreased.

Bits 6:0 – VALUE[6:0]: Correction Value

These bits define the amount of correction applied to the RTC prescaler.

0: Correction is disabled and the RTC frequency is unchanged.

1–127: The RTC frequency is adjusted according to the value.



17.8.20 Counter Value - MODE0

Name: COUNT
Offset: 0x10

Reset: 0x00000000

Property: Read-Synchronized, Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
				COUNT	Γ[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				COUNT	Γ[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				COUN	T[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				COUN	IT[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – COUNT[31:0]: Counter Value

These bits define the value of the 32-bit RTC counter.



17.8.21 Counter Value - MODE1

Name: COUNT
Offset: 0x10
Reset: 0x0000

Property: Read-Synchronized, Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8			
		COUNT[15:8]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
				COUN	IT[7:0]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			

• Bits 15:0 - COUNT[15:0]: Counter Value

These bits define the value of the 16-bit RTC counter.



17.8.22 Clock Value - MODE2

Name: CLOCK
Offset: 0x10

Reset: 0x00000000

Property: Read-Synchronized, Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
			YEAR	R[5:0]			MON	TH[3:2]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	MONT	TH[1:0]			DAY[4:0]			HOUR[4]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
		HOU	R[3:0]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	MINU	ΓΕ[1:0]			SECOND[5:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:26 – YEAR[5:0]: Year

The year offset with respect to the reference year (defined in software).

The year is considered a leap year if YEAR[1:0] is zero.

Bits 25:22 – MONTH[3:0]: Month

1 – January

2 – February

• • •

12 - December

Bits 21:17 – DAY[4:0]: Day

Day starts at 1 and ends at 28, 29, 30 or 31, depending on the month and year.

Bits 16:12 – HOUR[4:0]: Hour

When CTRL.CLKREP is zero, the Hour bit group is in 24-hour format, with values 0-23. When CTRL.CLKREP is one, HOUR[3:0] has values 1-12 and HOUR[4] represents AM (0) or PM (1).



Table 17-10. Hour

HOUR[4:0]	Name	Description
0x0-0xF		Reserved
0x10	PM	Afternoon Hour
0x11-0x1F		Reserved

- **Bits 11:6 MINUTE[5:0]: Minute** 0 59.
- Bits 5:0 SECOND[5:0]: Second 0-59.



17.8.23 Counter Period - MODE1

 Name:
 PER

 Offset:
 0x14

 Reset:
 0x0000

Property: Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8			
		PER[15:8]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
				PER	[7:0]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			

Bits 15:0 – PER[15:0]: Counter Period

These bits define the value of the 16-bit RTC period.



17.8.24 Compare n Value - MODE0

Name: COMP Offset: 0x18

Reset: 0x00000000

Property: Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24	
				COMP	[31:24]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
	COMP[23:16]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
					P[15:8]				
		D 444	D.044			D.44/	D.44/	DAM	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
ы	,		<u> </u>				<u> </u>		
				COM	P[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bits 31:0 - COMP[31:0]: Compare Value

The 32-bit value of COMPn is continuously compared with the 32-bit COUNT value. When a match occurs, the Compare n interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.CMPn) is set on the next counter cycle, and the counter value is cleared if CTRL.MATCHCLR is one.



17.8.25 Compare n Value - MODE1

Name: COMPn

Offset: 0x18+n*0x2 [n=0..1]

Reset: 0x0000

Property: Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
				COMF	P[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				COM	P[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – COMP[15:0]: Compare Value

The 16-bit value of COMPn is continuously compared with the 16-bit COUNT value. When a match occurs, the Compare n interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.CMPn) is set on the next counter cycle.



17.8.26 Alarm n Value - MODE2

Name: ALARM
Offset: 0x18

Reset: 0x00000000

Property: Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
			YEAR	R[5:0]			MON	TH[3:2]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	MONT	TH[1:0]			DAY[4:0]			HOUR[4]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
		HOU	R[3:0]			MINUT	E[5:2]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	MINU	ΓΕ[1:0]			SECO	ND[5:0]		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

The 32-bit value of ALARMn is continuously compared with the 32-bit CLOCK value, based on the masking set by MASKn.SEL. When a match occurs, the Alarm n interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.ALARMn) is set on the next counter cycle, and the counter is cleared if CTRL.MATCHCLR is one.

Bits 31:26 – YEAR[5:0]: Year

The alarm year. Years are only matched if MASKn.SEL is 6.

• Bits 25:22 – MONTH[3:0]: Month

The alarm month. Months are matched only if MASKn.SEL is greater than 4.

Bits 21:17 – DAY[4:0]: Day

The alarm day. Days are matched only if MASKn.SEL is greater than 3.

Bits 16:12 – HOUR[4:0]: Hour

The alarm hour. Hours are matched only if MASKn.SEL is greater than 2.

Bits 11:6 – MINUTE[5:0]: Minute

The alarm minute. Minutes are matched only if MASKn.SEL is greater than 1.

Bits 5:0 – SECOND[5:0]: Second

The alarm second. Seconds are matched only if MASKn.SEL is greater than 0.



17.8.27 Alarm n Mask - MODE2

Name: MASK
Offset: 0x1C
Reset: 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
							SEL[2:0]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:0 – SEL[2:0]: Alarm Mask Selection

These bits define which bit groups of Alarm n are valid.

Table 17-11. Alarm Mask Selection

SEL[2:0]	Name	Description
0x0	OFF	Alarm Disabled
0x1	SS	Match seconds only
0x2	MMSS	Match seconds and minutes only
0x3	HHMMSS	Match seconds, minutes, and hours only
0x4	DDHHMMSS	Match seconds, minutes, hours, and days only
0x5	MMDDHHMMSS	Match seconds, minutes, hours, days, and months only
0x6	YYMMDDHHMMSS	Match seconds, minutes, hours, days, months, and years
0x7		Reserved



18. DMAC - Direct Memory Access Controller

18.1 Overview

The Direct Memory Access Controller (DMAC) can transfer data between memories and peripherals, and thus off-load these tasks from the CPU. It enables high data transfer rates (using AHB clock) with minimum CPU intervention, and frees up CPU time. With access to all peripherals, the DMA controller can handle automatic transfer of data to/from communication modules.

Application software, peripherals, and events from Event System can trigger DMA transfers of configurable size from 1 to 64k Beats AHB data transfers (one beat being the smallest unit of transfer and can be byte, half-word or word which is configurable). Single or multiple block transfers can be enabled using the same DMA channel. The channel operation can be suspended or resumed at any time by software, or can be suspended when a selectable block transfer is complete.

Source and destination addressing can be static or incremental.

The DMAC has various interrupt settings. Interrupt requests can be generated, when a transaction is complete, when selectable block transfer is complete, when the DMA controller detects a bus error or when a channel operation is suspended.

4-level channel priority is supported, and fixed or round-robin scheme is available within each priority level. The application can temporarily suspend each level execution, disable selectable level execution or change the queue priority execution at any time when round-robin mode is enabled.

One event input is available for each channel with event input support. The event can be programmed to trigger transfers, periodic transfers, conditional transfers or to suspend or resume a channel operation. One event output is available for each channel with event output support. Events can be generated when each AHB data transfer is complete, when selectable block transfer is complete or when the entire transaction is complete.

A cyclic redundancy check (CRC) is available in the DMAC module, enabling the application to detect accidental error in data and to take corrective action, such as requesting the data to be sent again or simply not using the incorrect data.

18.2 Features


- Data transfer between
 - Peripheral to peripheral
 - Peripheral to memory
 - Memory to peripheral
 - Memory to memory
- Transfer trigger sources
 - Software
 - Event System
 - Peripherals
- Memory based transfer descriptors
 - Single transfer using one descriptor
 - Multi-buffer or circular buffer modes by linking multiple descriptors
- 12 channels
 - Enable 12 independent transfers
 - Automatic descriptor fetch for each channel
 - Suspend/resume operation support for each channel
 - Ping-pong channel operation when used with event system
- Flexible arbitration scheme
 - 4 programmable priority levels for each channel
 - Fixed or round-robin priority scheme within each priority level



- From 1 to 64k Beats AHB data transfers in a single block transfer
- Multiple addressing modes
 - Static
 - Programmable increment scheme
- Optional interrupt generation
 - On transaction complete
 - On block transfer complete
 - On error detection
 - On channel suspend
- 4 event inputs
 - One event input for each channel. (Available only in four least significant channels one input for each channel)
 - Can be selected to trigger normal transfers, periodic transfers or conditional transfers
 - Can be selected to suspend or resume channel operation
- 4 event outputs
 - Available only in 4 least significant channels one output for each channel.
 - Selectable generation on AHB, burst, block or transaction transfer complete
- Error management supported by write-back function
 - Dedicated Write-Back memory section for each channel to store ongoing descriptor transfer
- CRC polynomial software selectable to
 - CRC-16 (CRC-CCITT)
 - CRC-32 (IEEE 802.3)

18.3 Block Diagram

Figure 18-1. DMAC Block Diagram.



18.4 Signal Description

Not applicable.



18.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

18.5.1 I/O Lines

Not applicable.

18.5.2 Power Management

The DMAC will continue to operate in any sleep mode where the selected source clock is running. The interrupt from DMACs interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes. Refer to the Power Manager chapter for details on the different sleep modes. On hardware or software reset, all registers are set to their reset value. The software reset can be done only when the DMA channels have been previously disabled.

18.5.3 Clocks

The DMAC bus clock (CLK_DMAC_APB) can be enabled and disabled in the power manager, and the default state of CLK_DMAC_APB can be found in the Peripheral Clock Masking section in the Power Manager chapter.

An AHB clock (CLK_DMAC_AHB) is required to clock the DMAC. This clock must be configured and enabled in the power manager before using the DMAC, and the default state of CLK_DMAC_AHB can be found in the Peripheral Clock Masking section in the Power Manager chapter

This bus clock (CLK_DMAC_APB) is always synchronous to the module clock (CLK_DMAC_AHB), but can be divided by a prescaler and may run even when the module clock is turned off.

18.5.4 DMA

Not applicable.

18.5.5 Interrupts

The interrupt request line is connected to the interrupt controller. Using the DMAC interrupt requires the interrupt controller to be configured first. Refer to the Processor and Architecture chapter for details.

18.5.6 Events

The events are connected to the event system. Refer to the "EVSYS – Event System" on page 390 chapter for details on how to configure the event system.

18.5.7 Debug Operation

When the CPU is halted in debug mode the DMAC will halt normal operation. The DMAC can be forced to continue operation during debugging. Refer to the DBGCTRL register for details.

18.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following registers:

- Interrupt Pending register (INTPEND)
- Channel ID (CHID) register
- Channel Interrupt Flag Status and Clear (CHINTFLAG) register

Write-protection is denoted by the Write-Protected property in the register description.

Write-protection does not apply to accesses through an external debugger. Refer to the Peripheral Access Controller chapter for details.



18.5.9 Analog Connections

Not applicable.

18.6 Functional Description

18.6.1 Principle of Operation

The DMAC module implements a Direct Memory Access engine (DMA) and CRC calculation module (CRC).

The DMA implements 12 channels, enabling 12 independent transfers. Each channel has individual configuration settings and transfer control descriptors stored in system memory. Dedicated write-back memory section is available for each active channel, to maintain the current transfer settings and status. The channel operation can be suspended at any time by software, by events from event system, or after selectable descriptor execution. The operation can be resumed by software or by events from event system.

Application software, peripherals, and events from the event system can trigger DMA transfers. Data transfers are done using burst accesses, defined as a number of consecutive single beat accesses. The beat access is defined as AHB bus access type and can be byte, half-word or word. Configurable number of beat transfers from 1 to 64k beats forms a single block transfer.

Source and destination addressing can be static or incremental.

Each DMA channels have individual configuration settings, including trigger definition registers and transfer control descriptor. A DMA channel's configuration settings are available in both I/O registers and in SRAM memory. Settings like channel trigger source, channel priority level, trigger action, event action and interrupt controls are available in I/O registers for each channel. Other channel settings like data source address, data destination address, block action, transfer count, beat size, channel source/destination address increment settings are available in the SRAM memory (written by application). These settings that are written in the SRAM memory is called as a channel's transfer descriptor and is available for each channel. A descriptor controls a single block transfer, including the source and destination pointers, transfer counter and additional transfer control information. The descriptors can be static or linked. When static, a single block transfer can be performed by initializing only one descriptor. When linked, unlimited transfer descriptors can be used to enable multi-buffer data transfers by linking several descriptors to form a descriptor list.

The DMA has various interrupt settings. Interrupt requests can be generated when a transaction is complete, when a selectable block transfer is complete, when the DMA controller detects a bus error or when channel operation is suspended.

4-level channel priority is supported, and fixed or round-robin scheme is available within each priority level. The application can temporarily suspend each level execution, disable selectable level execution or change the queue priority execution at any time when round-robin mode is enabled.

One event input is available for each channel with event input support. The event can be programmed to triggernormal transfers, periodic transfers, conditional transfers or to suspend or resume a channel operation. One event output is available for each channel with event output support. Events can be generated when each AHB, burst or block data transfer is complete. The event output selection is defined in the transfer descriptor, enabling the possibility to generate different events from different descriptors.

The internal CRC supports two commonly used CRC polynomials; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3). It can be used with selectable DMA channel or independently, with I/O interface.

The DMAC has four bus interfaces. One AHB master interface to access the bus matrix during DMA data transfer, one APB slave interface to configure the DMAC I/O registers and two APB slave interfaces, one for transfer descriptor fetch from SRAM memory and one for transfer descriptor write-back to write-back memory section in SRAM memory.

18.6.2 Basic Operation

18.6.2.1 Initialization

The following CRC registers and CRC bits are enable-protected, meaning that they can only be written when the CRC is disabled:



- CRC Control register (CRCCTRL)
- Checksum register (CRCCHKSUM)

The following DMA channel registers are enable-protected, meaning that they can only be written when the corresponding DMA channel is disabled:

- Channel Software Reset bit in Channel Control A register (CHCTRLA.SWRST)
- Channel Control B (CHCTRLB) register, except the Command (CMD) and Channel Arbitration Level (LVL) bits

The following registers are enable-protected, meaning that they can only be written when the DMAC is disabled:

- Descriptor Base Memory Address register (BASEADDR)
- Write-Back Memory Base Address register (WRBADDR)

The following bit is enable-protected, meaning that it can only be written when both the DMA and CRC are disabled:

Software Reset bit in Control register (CTRL.SWRST)

Enable-protection is denoted by the Enable-Protected property in the register description.

To configure the DMAC, the following steps must be done before enabling the module:

- Configure the transfer descriptors.
- Configure the priority scheme For details, refer to section "Arbitration" on page 264.
- Optionally, enable the Channel Software Trigger.
- Configure the channel registers and enable the channel.
- If CRC calculation is required:
 - Initialize the Checksum register (CRCCHKSUM)
 - Configure the CRC Control register. For details, refer to CRCCTRL register description.
- Configure the DMAC Control register and enable the DMA and / or the CRC modules. For details, refer to CTRL register description.

18.6.2.2 Enabling, Disabling and Resetting

A DMA channel is enabled by writing a one to the corresponding Enable bit in the Channel Control A register (CHCTRLA.ENABLE). A DMA channel is disabled by writing a zero to the corresponding Enable bit in the Channel Control A register (CHCTRLA.ENABLE).

The DMA is enabled by writing a one to the DMA Enable bit in the Control register (CTRL.DMAENABLE). The DMA is disabled by writing a zero to the DMA Enable bit.

The CRC is enabled by writing a one to the CRC Enable bit in the Control register (CTRL.CRCENABLE). The CRC is disabled by writing a zero to CRC Enable bit.

The DMAC is reset by writing a one to the Software Reset bit in the Control register (CTRL.SWRST). All registers in the DMAC, except DEBUG, will be reset to their initial state, and the DMAC will be disabled.

A DMA channel is reset by writing the value one into the Software Reset bit in the Channel Control A register (CHCTRLA.SWRST). The channel registers will be reset to their initial state if the DMA channel has been previously disabled. If the channel is enabled, the channel software reset request is ignored.



18.6.2.3 Bus Interfaces

The DMAC has four bus interfaces:

- The Descriptor Fetch Bus interface is clocked by CLK_DMAC_AHB. For further details on fetch operation, refer to section "Descriptor Fetch" on page 270.
- The Write-Back bus interface is clocked by CLK_DMAC_AHB. For further details on fetch operation, refer to section "Descriptor Fetch" on page 270.
- Data Transfer Bus interface is clocked by CLK_DMAC_AHB. The interface is accessed during a data transfer from source to destination.
- Peripheral bus interface is clocked by CLK_DMAC_APB. The interface is accessed when writing or reading the DMAC registers, including the DMA and CRC registers.

18.6.2.4 Transaction

A complete DMA read and write operation between memories and/or peripherals is called a DMA transaction. The transaction is initiated by a trigger and uses a DMA channel. Each read and write operations are done in data blocks, and the size of the transaction is selectable from software and controlled by the block transfer size. A block transfer is defined by a transfer control descriptor, stored in the system memory. For details on transfer control descriptors, refer to section "Transfer Control Descriptor Memory" on page 266.

The DMA supports two types of transaction:

- Single transaction: only one transfer descriptor is executed before disabling the channel.
- Multi-buffer transaction: several linked transfer descriptors are executed before disabling the channel.

An interrupt can be generated after selectable block transfer is complete. The software must enable the desired block action in the corresponding descriptor Control Block Action (BTCTRL.BLOCKACT) register bits before enabling the transfer. When the block transfer is completed, the corresponding Channel Transfer Complete Interrupt Flag (CHINTFLAG.TCMPL) is set. If enabled, optional interrupt is generated. To enable an interrupt when the transaction is complete, the interrupt condition must be enabled in the last block descriptor.

18.6.2.5 DMA Channel

A channel defines the data transfer properties:

- The transfer control descriptor defines the source and destination addresses, source and destination address
 increment settings, the block transfer count and event output condition selection. For further details, refer to
 section "Transfer Control Descriptor Memory" on page 266.
- Dedicated channel registers control the peripheral trigger source, trigger mode settings, event input actions and channel priority level settings. Before reading or writing a channel register, the corresponding Channel ID must be selected in the Channel register (CHANNEL.ID).

Whena DMA channel is enabled, a transaction can take place when a transfer trigger request is received and if the DMA is enabled. When a channel is disabled, no data transfers can be done using the corresponding channel. When the channel is disabled by software, the corresponding Channel Control A Enable bit (CHCTRLA.ENABLE) is cleared when the current AHB data transfer is completed. The channel is also automatically disabled when a transaction is complete or a bus error is detected during data transfers.

18.6.2.6 Active Channel

All DMA channels with active requests, are fed into the arbiter module. Depending on priority scheme settings, one channel is selected for the next transfer. The selected channel settings will be read from Write-Back memory section and stored in the active channel memory space before starting a burst transfer. The active channel registers are updated each time a new channel wins the arbitration.

18.6.2.7 Beat Size

A beat is defined as a single bus access. The beat size is selectable between byte, half-word or word size. Selection is available in each Block Transfer Control descriptor location (BTCTRL.BEATSIZE).



18.6.2.8 Burst Size

A burst is defined as an AHB transfer of n-beats (n=1,4,8,16). All devices will not support all burst options. For details on supported burst options, refer to the device datasheet. If not documented, single-beat is supported by default.


18.6.2.9 Block Transfer

The size of the block transfer is set in the Block Transfer Count descriptor location (BTCTRL.BTCNT), and can be anything from 1 to 64k. Each time a beat access is completed, the counter decrements by 1. The block transfer is automatically stopped when the transfer counter reaches zero. If the Block Transfer Count is set to zero, the counter wrap around after the first beat access is completed. 64k beats read/write accesses must be done before the counter reaches zero again and disable the transfer.

The channel can use linked descriptors, enabling the possibility to repeat a transfer described by a subsequent descriptor.

Figure 18-2 shows a DMA transaction when linked descriptors are used:

Figure 18-2. DMA transaction.



18.6.2.10 Transfer Triggers

DMA transfer can be started only when a DMA transfer request is detected. A transfer request can be triggered from software, from peripheral, or from an event. There are dedicated trigger source selections for each DMA channel.

The trigger actions are available in Channel Control B register (CHCTRLB.TRIGACT). By default, a trigger starts a block transfer operation. If a single descriptor is defined for a channel, the channel is automatically disabled when a block transfer is complete. If a list of linked descriptors is defined for a channel, the channel is automatically disabled if the last descriptor in the list is executed or the channel will be waiting for the next block transfer trigger if the list still has descriptors to execute. When enabled again, the channel will wait for the next block transfer trigger. It is also possible to select the trigger to start beat or transaction transfers instead of a block transfer.

If the trigger source generates a transfer request during an ongoing transfer, this will be kept pending (CHSTATUS.PEND), and the transfer can start when the ongoing one is done. Only one pending transfer can be kept, and so if the trigger source generates more transfer requests when one is already pending, these will be lost. All channels pending status flags are also available in the Pending register (PENDCH) in DMAC.


When the transfer starts, the corresponding Channel Busy status flag is set in Channel Status register (CHSTATUS.BUSY). When the trigger action is complete, the Channel Busy status flag is cleared. All channels busy status flags are also available in the Busy Channels register (BUSYCH) in DMAC.

Figure 18-3 on page 263 shows an example where triggers are used with two linked block descriptors.




Figure 18-3. Trigger action and transfers.


Beat Trigger Action



Block Trigger Action



Transaction Trigger Action





18.6.2.11 Arbitration

When a valid transfer request is detected, the corresponding channel sends an access request to the arbiter module. The arbiter prioritizes the channels requesting accesses to the buses. The arbitration takes place each time a burst transfer is completed.

Each DMA channel supports 4-level priority, but options may vary from device to device. For details on supported priority level number, refer to "Channel Priority Level" on page 264. Channels requests are prioritized according to their level and their channel number. Requests from channels having higher priority level will be served before requests from channels having lower priority level. Within each level, the access priority is decided by the channel number, where the lowest channel number has the highest priority. Each channel level has an optional round-robin scheduling scheme to ensure that all channels requests are serviced within a certain amount of time.

Operation

Channels requests are active only on active channels (ie enabled and not suspended). When trigger sources are enabled and a trigger condition is present, the arbiter will receive the channel request. Based on the channel level and channels priority of any ongoing requests, the channel request is either acknowledged or kept pending until it has priority. When the channel request is acknowledged, the channel descriptor will be loaded from the Write-Back memory section into the active channel registers and a burst transfer is started. When the burst is completed, the arbiter evaluates again the pending channels requests and grants the same or a different channel number, based on selected priority scheme.

The suspended channels are removed from the arbitration scheme. When channel operation is resumed, the channel is automatically fed in the arbitration list when a valid trigger is detected or pending.




Figure 18-4. Arbiter overview.

When a channel level is pending or the channel is transferring data, the corresponding level executing flag is set in Active register (ACTIVE.LVLEXx) register.

Channel Priority Level

The channel level setting is available for each channel and can be set in the Channel Control B Arbitration Level (CHCTRLB.LVL) register. For each channel request, the arbiter also receives the channel level for the request. A channel request of a higher level will interrupt any ongoing lower-level channel transfers at the end of each burst. When channel request from higher level channel is completed, the DMA will restart the transfer from the lower-level channel.




Channel priority within a single priority level

Within each channel level, all requests have priority based on the scheduling scheme being used. Channel requests can be organized in a static or dynamic (round-robin) scheduling scheme. For each channel-level requests, static or dynamic priority scheduling can be selected in Priority Control register (PRICTRL0).

Static scheduling

In static priority scheduling, the channel number decides the priority within one priority level, where the lowest channel number has the highest priority. The static priority scheme is selected by clearing the corresponding level priority Round Robin Enable bit (PRICTRL0.RRLVLEN).

Figure 18-5. Static priority.




Round-robin scheduling

The round-robin priority scheme is selected by setting the corresponding level priority Round Robin Enable bit (PRICTRL0.RRLVLEN).

To avoid the possible starvation problem with static priority, where some channel requests might never be served, the DMA offers round-robin scheduling for each priority level requests. When round-robin scheduling is enabled, the channel number for the last acknowledged channel request, will have the lowest priority the next time one or more requests are active. The last acknowledged channel number is stored in Priority Control Level Priority register (PRICTRL0.LVLPRI). The queue execution can be modified by changing the last acknowledged channel number.

Figure 18-6. Round-robin scheduling.





18.6.2.12 Transfer Control Descriptor Memory

The transfer descriptor defines a block transfer properties and it is divided in five sections.

Figure 18-7. Descriptor overview.

DESCADDR
DSTADDR
SRCADDR
BTCNT
BTCTRL

Block Transfer Control (BTCTRL): 16-bits field including descriptor valid status, transfer settings, block actions and block event selection. For details, refer to **BTCTRL** description.

Block Transfer Counter (BTCNT): 16-bits field defining the number of beat transfers to be done within the block. When the internal counter reaches zero, the block transfer is completed. For further details refer to **BTCNT** description.

Source Address (SRCADDR): 32-bits field defining the address from which the data will be read during the transfer. The source address can be static or incremented. For further details, refer to "Addressing" on page 271 section.

Destination Address (DSTADDR): 32-bits field defining the address to which the data will be written during a data transfer. The destination address can be static or incremented. For further details, refer to "Addressing" on page 271 section.

Descriptor Next Address (DESCADDR): 32-bits field defining the memory address where the next descriptor is stored. This field must be set to zero for static descriptors or to a valid memory address for linked descriptors. For further details, refer to "Single and Linked Descriptors" on page 271 section.

Before enabling a channel, at least one initial descriptor must be configured first. The transfer control descriptors are written to memory by software, forming a queue of descriptors. Storing transfer control descriptors in a contiguous memory section is not required, but both options are supported.

If more than one descriptor per channel is required (linked descriptors), the application can map them to any available place in the memory. The Descriptor Next Address field (DESCADDR) must be configured accordingly. The address value must be quad-word aligned.

The initial descriptor can be written by the application in two different memory sections, depending on the application needs. The start address of each memory section is stored in the DMA BASEADDR and WRBADDR registers. The address value loaded into these registers must be quad-word aligned.

A valid descriptor must have the descriptor Control Valid (BTCTRL.VALID) bit set. Before configuring a transfer descriptor, the application must clear the Control Valid (BTCTRL.VALID) bit. If the DMA fetches an invalid descriptor, the corresponding channel is suspended, the Channel Suspend Interrupt Flag (CHINTFLAG.SUSP) and Channel Fetch Error Status Flag (CHSTATUS.FERR) will be set. If enabled, optional suspend interrupt is generated. The channel operation can be resumed by software or aborted by disabling the channel. If resumed, the DMA will fetch again the transfer descriptor.

Write-Back memory section

This section is always used by the DMA. The maximum size of the section is automatically calculated by the DMA, depending on the number of enabled channels, using the following formula:

 $Size = 4words \times MostSignificantEnabledChannel$

MostSignificantEnabledChannel is the highest channel number among all enabled channels. For memory optimization, it is recommended to always use the less significant DMA channels if all channels are not required. If the initial descriptors (first descriptor of each enabled channel) are not stored in a contiguous memory section, the DMA BASEADDR and



WRBADDR registers must have identical value. Before enabling a channel, the user must write the address location of the first descriptor of the channel in the corresponding Write-Back Channel Next Descriptor Address (DESCADDR) memory location.


For example, before enabling channel 1, the address location of the first descriptor of channel 1 has to be written in the DESCADDR location of channel 1's Write-Back memory section.

Note: The Write-Back memory section for all enabled channels will be always contiguous regardless of whether the first descriptors of all enabled channels are stored in contiguous memory or not.

During a transfer, the DMA changes the Write-Back descriptor context in order to maintain the transfer pointers (block transfer status and block transfer counter value). As consequence, the initial descriptor address must be restored each time before the channel is enabled.

If linked descriptors are enabled by the application, the DMA will copy the next descriptor from the system memory into the Write-Back memory section before a new block transfer starts.

Figure 18-8. Descriptor initialization.





Descriptor memory section

This section can be optionally used by the DMA if the initial descriptors are stored in a contiguous memory section. The maximum size of both Descriptor and Write-Back sections are automatically calculated by the DMA, depending on the number of enabled channels, following formula:

 $Size = 4words \times MostSignificantEnabledChannel$

For memory optimization, it is recommended to always use the less significant DMA channels if all channels are not required.


If the initial descriptors are stored in a contiguous memory section, the BASEADDR and WRBADDR registers must be set accordingly. Since the address of the initial descriptor is available in the BASEADDR register, no specific Write-Back memory configuration is required before enabling the channel.

Before starting the first transfer, the DMA will copy the first descriptor from Descriptor memory section into the Write-Back memory section. During a transfer, the DMA changes the Write-Back descriptor context in order to maintain the transfer pointers (block transfer status and block transfer counter value). The Descriptor memory section is kept unchanged. A transfer can be repeated by enabling the channel again or by setting the Next Descriptor Address (DESCADDR) to the address value as (BASEADDR + CHn *4words).

If linked descriptors are enabled by the application, the DMA will copy the next descriptor from the device memory into the Write-Back memory section before a new block transfer starts.



Figure 18-9. Descriptor initialization.





18.6.2.13 Descriptor Fetch

The fetch operation is enabled when a descriptor copy from any memory space location into the Write-Back memory section is detected. When the channel is enabled, a new fetch condition is detected when the ongoing block transfer is completed and the descriptor queue is not empty.

During the fetch operation, all transfers are done using the fetch bus, with burst accesses. Once started, the burst cannot be halted by any other peripheral or CPU requesting the memory access, meaning that descriptor changes are not be possible during the DMA fetch operation, ensuring the descriptor integrity.

When the burst transfer is completed, the DMA releases the bus access request and is ready for a new fetch operation.

18.6.2.14 Modifying a Descriptor in the List

In order to add descriptors to a list, the following actions must be performed:

- Before enabling a channel, the Suspend interrupt must be enabled
- 2. Reserve memory space addresses to configure a new descriptor
- 3. Configure the new descriptor
 - Set the next descriptor address (DESCADDR)
 - Set the destination address (DSTADDR)
 - Set the source address (SRCADDR)
 - Configure the block transfer control (BTCTRL) including
 - Optionally enable the Suspend block action
 - Set the descriptor VALID bit
- 4. In the existing list and for the descriptor which has to be updated, set the VALID bit to zero
- Read DESCADDR from the Write-Back memory
 - If the DMA has not already fetched the descriptor which requires changes:
 - Update the DESCADDR location of the descriptor from the List
 - Optionally clear the Suspend block action
 - Set the descriptor VALID bit to one
 - Optionally enable the Resume software command
 - If the DMA is executing the same descriptor as the one which requires changes:
 - Set the Channel Suspend software command and wait for the Suspend interrupt
 - Update the Write-Back next descriptor address (DESCRADDR)
 - Clear the interrupt sources and set the Resume software command
 - Update the DESCADDR location of the descriptor from the List
 - Optionally clear the Suspend block action
 - Set the descriptor VALID bit to one
- 6. Go to step 3 if needed

18.6.2.15 Adding Descriptor to the End of a List

To add a new descriptor at the end of the descriptor list, create the descriptor in the memory (with DESCADDR as zero indicating it is the last descriptor now) and modify the DESCADDR value of the current last descriptor to the address of the newly created descriptor.

18.6.2.16 Adding a Descriptor between Existing Descriptors

To insert a descriptor C between 2 existing descriptors (A &B), the descriptor currently executed by the DMA must be identified.

- 1. If DMA is executing descriptor B, descriptor C cannot be inserted.
- 2. If DMA has not started to execute descriptor A, follow the steps:



- a. Set the descriptor A VALID bit to 0
- b. Set the DESCADDR value of descriptor A to point descriptor C instead of descriptor B
- c. Set the DESCADDR value of descriptor C to point descriptor B
- d. Set the descriptor A VALID bit to 1.
- 3. If DMA is executing descriptor A,
 - a. Apply the software suspend command to the channel and
 - b. Perform steps 2a through 2d
 - c. Apply the software resume command to the channel.

18.6.2.17 Active Channel Refresh Flow

The data transfer is done using the active channel. The active channel stores internally the descriptor of the ongoing physical data transfer. Before the data transfer starts transiting the Data Transfer Bus, the active channel registers will be updated with the block transfer descriptor of the channel granted by the arbiter.

If an ongoing channel looses the arbitration priority, the DMA saves the active channel registers value into the corresponding Write-Back channel memory location. When the operation is completed, the DMA loads the block transfer descriptor from the granted Write-Back channel memory location and stores the values into the active channel registers.

All operations are done with burst accesses, meaning that the operations cannot be halted by any other peripheral or CPU requesting the Write-Back memory access.

18.6.2.18 Data transfer flow

The DMA has one AHB master interface for data read and data write operations. All accesses are done using the dedicated Data Transfer bus. The DMA reads data from source address before writing the destination address. A new data is read when the previous write operation is completed.

18.6.2.19 Single and Linked Descriptors

As shown in Figure 18-8 on page 267 and Figure 18-9 on page 269, single or multiple descriptors execution can be enabled on the same channel. A single descriptor execution can be enabled by writing zero value in the initial Descriptor Address location (DESCADDR). When the block transfer is completed, the DMA transaction ends and the channel is disabled.

To enable linked descriptors, the Descriptor Address location (DESCADDR) must be initialized with a valid memory address. The value defines the address from where the next descriptor will be fetched when the current block transfer is complete. Unlimited linked descriptors or ring of descriptors can be enabled. When the DMA completes the transfer described by a descriptor with Descriptor Address value zero, the transaction ends and the channel is disabled. For further details on transaction, refer to "Transaction" on page 261.

18.6.2.20 Descriptor Block Transfer Counter

The size of a block transfer must be set in the Block Transfer Counter descriptor location (BTCNT). This value can be anything from 1 to 64k beats. For further details, refer to "Block Transfer" on page 262.

18.6.2.21 Addressing

Source address: can either be static or automatically incremented. When incrementation is required, the descriptor Control Source Address Increment (BTCTRL.SRCINC) bit must be set.

Programmable increment step is available and defined in the descriptor Control Step Size (BTCTRL.STEPSIZE) bits. To enable programmable increment step for source address, the Control Step Select (BTCTRL.STEPSEL) bit must be set.

The source address must be initialized by the application in the descriptor Source Address (SRCADDR) location. When the source address increment is enabled (BTCTRL.SRCINC = 1), the address value that must be programmed corresponds to the end of the transfer and can be calculated as follow:


- SRCADDR = SRCADDR_{START} + BTCNT << (BEATSIZE + STEP &STEPSEL), where
 - SRCADDR_{START} is the first address from which the DMA will read the data
 - BTCNT is the descriptor Block Transfer Counter value



BEATSIZE is the size of an AHB access

Figure 18-10 shows an example where one DMA channel is configured to increment source address by one and the second channel is configured to increment source address by two.

Figure 18-10. Source address increment.



Destination address: can either be static or automatically incremented. When incrementation is required, the descriptor Control Destination Address Increment (BTCTRL.DSTINC) bit must be set.


Programmable increment step is available and defined in the descriptor Control Step Size (BTCTRL.STEPSIZE) bits. To enable programmable increment step for destination address, the Control Step Select (BTCTRL.STEPSEL) bit must be cleared.

The destination address must be initialized by the application in the descriptor Destination Address (DSTADDR) location. When the destination address increment is enabled (BTCTRL.DSTINC = 1), the address value that must be programmed corresponds to the end of the transfer and can be calculated as follow:

- DSTADDR = DSTADDR_{START} + BTCNT <<(BEATSIZE + STEP&~STEPSEL), where
 - DSTADDR_{START} is the first address to which the DMA will write the data
 - BTCNT is the descriptor Block Transfer Counter value
 - BEATSIZE is the size of an AHB access

Figure 18-11 shows an example where one DMA channel is configured to increment destination address by one and the second channel is configured to increment destination address by two.

Figure 18-11.Destination address increment.



18.6.3 Additional Features

18.6.3.1 Channel Suspend

The channel operation can be suspended at anytime by software by setting the Suspend command in Command bit field of Channel Control B register (CHCTRLB.CMD). When the ongoing AHB access is completed, the channel operation is suspended and the suspend command is automatically cleared.

It is also possible to suspend a channel operation after selectable block transfer completes. The software must set the Suspend Block Action in the corresponding Block Transfer Control location (BTCTRL.BLOCKACT). When the block transfer is completed, the channel operation is suspended. The channel is kept enabled, can receive transfer triggers (the transfer pending bit will be set), but will be removed from the arbitration scheme. The channel will automatically suspend the operation if an invalid transfer control descriptor is fetched from system memory (BTCTRL.VALID bit is zero). The Channel Fetch Error Status Flag is set (STATUS.FERR) when an invalid descriptor is fetched. Only an enabled channel can be suspended. If the channel is disabled when previously suspended, the internal suspend register is cleared. When suspended, the Channel Suspend Interrupt Flag bit is set (INTFLAG.SUSP) and optional suspend




interrupt is generated.

For more details on transfer descriptors, refer to "Transfer Control Descriptor Memory" on page 266.

18.6.3.2 Channel Resume and Next Suspend Skip

A channel operation can be resumed by software by setting the Resume command in Command bitfield of Channel Channel Control B register (CHCTRLB.CMD). If the channel is already suspended, the channel operation resumes from where it previously stopped when the Resume command is detected. When the Resume command is set before the channel is suspended, the next suspend action is skipped and the channel continues the normal operation.

Figure 18-12. Channel suspend/resume operation.



18.6.3.3 Event Input Actions


The event input actions are available only for channels supporting event inputs. For details on channels with event input support, refer to Table 22-6 and Table 22-4.

The Event Actions can be set in the Channel Control B register (CHCTRLB.EVACT). Before using event actions, the event controller must be configured first and the corresponding Channel Event Input Enable bit (CHCTRLB.EVIE) must be set. The DMA supports only resynchronized events. For further details on how to use and configure the events, refer to the .

Normal Transfer: When this event action is selected for a channel, the event input is used to trigger a normal transfer on peripherals.

The transfer trigger is selected by setting the Channel Control B Trigger Source register to zero (CHCTRLB.TRIGSRC). The event is acknowledged as soon as the event is received. When received, the Channel Pending status bit is set (CHSTATUS.PEND). If the event is received while the channel is pending, the event trigger is lost. Figure 18-13 shows an example where beat transfers are enabled by internal events.

Figure 18-13.Beat event trigger action.




Periodic transfers: When this event action is selected for a channel, the event input is used to trigger a transfer on peripherals with pending transfer requests. This type of event is intended to be used with peripheral triggers, for timed communication protocols or periodic transfers between peripherals, as examples. The peripheral Trigger Source is selected in the Channel Control B register (CHCTRLB.TRIGSRC).



The event is acknowledged as soon as the event is received. The peripheral trigger request is stored internally when the previous trigger action is completed (i.e. channel is not pending) and when an active event is received. If the peripheral trigger is active, the DMA will wait for an event before the peripheral trigger is internally registered. When both conditions are present, the Channel Pending status bit is set (CHSTATUS.PEND). A software trigger will now trigger a transfer.

Figure 18-14 shows an example where the peripheral beat transfers are enabled by periodic events.

Figure 18-14.Periodic event with beat peripheral triggers.




Conditional transfer: When the conditional transfer event action is selected, the event input is used to trigger a conditional transfer on peripherals with pending transfer requests. This type of event can be used for peripheral to peripheral transfers, where one peripheral is source of event and the second peripheral is source of DMA trigger.

The peripheral Trigger Source must be set in Channel Control B register (CHCTRLB.TRIGSRC). Each peripheral trigger is stored internally when the event is received. When the peripheral trigger is stored internally, the Channel Pending status bit is set (CHSTATUS.PEND) and the event is acknowledged. A software trigger will now trigger a transfer.

Figure 18-15 shows an example where conditional event is enabled with peripheral beat trigger requests.

Figure 18-15. Conditional event with beat peripheral triggers.




Conditional block transfer: When the conditional block event action is selected, the event input is used to trigger a conditional block transfer on peripherals. This type of event can be enabled for DMA ping-pong operations. The peripheral Trigger Source must be set in the Control B register (CHCTRLB.TRIGSRC).

Before starting transfers within a block, an event must be received. When received, the event is acknowledged when the block transfer is completed. A software trigger will trigger a transfer.

Figure 18-16 shows an example where conditional event block transfer is enabled with peripheral beat trigger requests.



Figure 18-16. Conditional block transfer with beat peripheral triggers.



Channel Suspend: When the channel suspend event action is selected, the event input is used to suspend an ongoing channel operation. The event is acknowledged when the current AHB access is completed. For further details on channel suspend, refer to "Channel Suspend" on page 272.

Channel Resume: When the channel resume event action is selected, the event input is used to resume a suspended channel operation. The event is acknowledged as soon as the event is received and the Channel Suspend Interrupt Flag (CHINTFLAG.SUSP) is cleared. For further details on channel suspend, refer to "Channel Suspend" on page 272.

Skip Next Block Suspend: This event can be used to skip the next block suspend action. If the channel is suspended before the event rises, the channel operation is resumed and the event is acknowledged. If the event rises before a suspend block action is detected, the event is kept until the next block suspend detection. When the block transfer is completed, the channel continues the operation (not suspended) and the event is acknowledged.




18.6.3.4 Event Output Selections

The event output selections are available only for channels supporting event outputs. For details on channels with event output support, refer to the device datasheet. The pulse width of an event output from a channel is 1 AHB clock cycle.

The Channel Event Output Enable can be set in Control B register (CHCTRLB.EVOE). The Event Output Selection is available in each Descriptor Block Control location (BTCTRL.EVOSEL). It is possible to generate events after each beat or block transfer. To enable an event when the transaction is complete, the block event selection must be set in the last transfer descriptor only. Figure 18-17 shows an example where the event output generation is enabled in the first block transfer only.

Figure 18-17. Event output generation.

Beat Event Output



18.6.3.5 Aborting Transfers

Transfers on any channel can be gracefully aborted by software, by disabling the corresponding DMA channel. It is also possible to abort all ongoing or pending transfers, by disabling the DMAC.

When DMAC is disabled,

- Active channel with ongoing transfers will be disabled when the ongoing AHB beat access is completed and Write-Back memory section is updated. This prevents transfer corruption before the channel is disabled.
- All other enabled channels will be disabled in the next clock cycle.

The corresponding Channel Enable bit in the Channel Control A register (CHCTRLA.ENABLE) is read zero when the channel is disabled.

The corresponding DMA Enable bit in the Control register (CTRL.DMAENABLE) is read zero when the entire DMAC module is disabled.

18.6.3.6 Bus Error

If a bus error is received from AHB slave during a DMA data transfer, the corresponding active channel is disabled and the corresponding Channel Transfer Error Interrupt Flag is set (INTFLAG.TERR). If transfer error interrupt is enabled, optional error interrupt is generated. The transfer counter is not decremented and its current value is written-back in the Write-Back memory section before the channel is disabled.

18.6.3.7 Error Configuration

When the DMA fetches an invalid descriptor (BTCTRL.VALID is zero) or when the channel is resumed and the DMA fetches the next descriptor with null address (DESCADDR is zero), the corresponding channel operation is suspended,



the Channel Suspend Interrupt Flag is set (INTFLAG.SUSP) and Fetch Error Status flag (STATUS.FERR) is set. If enabled, optional suspend interrupt is generated.

18.6.3.8 CRC Operation

A cyclic redundancy check (CRC) is an error detection technique used to find accidental errors in data. It is commonly used to determine the correctness of a data transmission, and data present in the data and program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that can be appended to the data and used as a checksum. When the same data are later received or read, the device or application repeats the calculation. If the new CRC result does not match the one calculated earlier, the block contains a data error. The application will then detect this and may take a corrective action, such as requesting the data to be sent again or simply not using the incorrect data.

Typically, an n-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than n bits (any single alteration that spans no more than n bits of the data), and will detect the fraction 1-2⁻ⁿ of all longer error bursts. The CRC supports two commonly used CRC polynomials; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3).

CRC-16:

• Polynomial: $x^{16} + x^{12} + x^5 + 1$

Hex value: 0x1021

CRC-32:

• Polynomial: $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$


Hex value: 0x04C11DB7

The data source for the CRC module must be selected in software as either the DMA channels or the I/O interface. The CRC module then takes data input from the selected source and generates a checksum based on these data. The checksum is available in the CRC Checksum register (CRCCHKSUM). When CRC-32 polynomial is used, the final checksum read is bit reversed and complemented, as shown in Figure 18-18 on page 278.

The CRC polynomial tobe used is software selectable, but the default setting is CRC-16. The CRC module operates on byte only. When used with the DMA, the DMA channel beat size setting will be selected. When used with I/O interface, the application must set the Beat Size bit field of CRC Control register (CRCCTRL.CRCBEATSIZE). Byte, half-word or word access type is supported. The corresponding number of bytes will be written in the CRCDATAIN register and the CRC module will operate on the input data in byte by byte manner.



Figure 18-18.CRC generator block diagram.



CRC on DMA data: CRC-16 or CRC-32 calculations can be performed on data passing through any DMA channel. Once a DMA channel is selected as the source, the CRC module will continuously generate the CRC on the data passing through the DMA channel. The checksum is available for readout once the DMA transaction is completed or aborted. A CRC can be performed not only on communication data, but also on data in System memory(both RAM and Flash memory) or I/O memory by passing these data through a DMA channel. If the latter is done, the destination register for the DMA data can be the data input (CRCDATAIN) register in the CRC module.

CRC using the I/O interface: Before using the CRC with the I/O interface, the application must set the CRC Control Beat Size (CRCCTRL.CRCBEATSIZE) register. Byte, half-word or word access type can be selected.

CRC can be performed on any data by loading them into the CRC module using the CPU and writing the data to the CRCDATAIN register. Using this method, an arbitrary number of bytes can be written to the register by the CPU, and CRC is done continuously for each byte. This means if a 32-bit data is written to the CRCDATAIN register the CRC module takes 4 cycles to calculate the CRC. The CRC complete is signaled by the CRCBUSY bit in the CRCSTATUS register. New data can be written only when CRCBUSY flag is not set.

18.6.4 DMA Operation

Not applicable.

18.6.5 Interrupts

The DMAC has the following interrupt sources:

- Transfer Complete (see "Transaction" on page 261)
- Transfer Error (see "Bus Error" on page 276)
- Channel Suspend (see "Channel Suspend" on page 272 and "Error Configuration" on page 276)

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Channel Interrupt Flag Status and Clear (CHINTFLAG) register is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Channel Interrupt Enable Set (CHINTENSET) register, and disabled by writing a one to the corresponding bit in the Channel Interrupt Enable Clear (CHINTENCLR) register. An interrupt request



is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled, the DMAC is reset or the corresponding DMA channel is reset. See the CHINTFLAG register for details on how to clear interrupt flags. The DMAC has one common interrupt request line for all the interrupt sources. Refer to the Processor and Architecture chapter for details.

The user must read the Channel Interrupt Status register (INTSTATUS) to identify the channels with pending interrupts and must read the Channel Interrupt Flag Status and Clear register (CHINTFLAG) to determine which interrupt condition is present. It is also possible to read the Interrupt Pending register (INTPEND), which provides the lowest channel number with pending interrupt and the respective interrupt flags.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to the Processor and Architecture chapter for details.

18.6.6 Events

The DMAC can generate the following output events:

- Block: when selectable block transfer is complete
- Beat: when each beat within selectable block transfer is complete

For further details on event output selection, refer to "Event Output Selections" on page 276.

Writing a one to the Channel Control B Event Output Enable bit (CHCTRLB.EVOE) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event. Refer to "EVSYS – Event System" on page 390 for details on configuration.

The DMAC can take the following actions on an input event:

- Transfer trigger: normal transfer or periodic transfers on peripherals are enabled
- Conditional trigger: conditional transfers on peripherals are enabled
- Conditional block trigger: conditional block transfers on peripherals are enabled
- Channel suspend operation: suspend a channel operation
- Channel resume operation: resume a suspended channel operation
- Skip next block suspend: skip the next block suspend transfer condition

For further details on event input actions, refer to "Event Input Actions" on page 273.

Writing a one to the Channel Control B Event Input Enable bit (CHCTRLB.EVIE) enables the corresponding action on input event. Writing a zero to this bit disables the corresponding action on input event. Refer to Event System for details on configuration.



18.7 Register Summary

Table 18-1. DMAC Register Summary

		Bit								
Offset	Name	Pos.								
0x00	CTRL	7:0						CRCENABLE	DMAENABLE	SWRST
0x01	CIRL	15:8					LVLEN3	LVLEN2	LVLEN1	LVLEN0
0x02	ОРОСТРІ	7:0		CRCPOLY[1:0] CRCBEATSIZE[1:0]						
0x03	CRCCTRL	15:8					CRCS	RC[5:0]		
0x04		7:0				CRCDA	TAIN[7:0]			
0x05	CRCDATAIN	15:8		CRCDATAIN[15:8]						
0x06	ONODATAIN	23:16				CRCDAT	AIN[23:16]			
0x07		31:24				CRCDAT	AIN[31:24]			
0x08		7:0				CRCCH	KSUM[7:0]			
0x09	CRCCHKSUM	15:8				CRCCHK	SUM[15:8]			
0x0A		23:16					SUM[23:16]			
0x0B		31:24			I	CRCCHK	SUM[31:24]			
0x0C	CRCSTATUS	7:0							CRCZERO	CRCBUSY
0x0D	DBGCTRL	7:0								DBGRUN
0x0E	Reserved									
0x0F	Reserved									
0x10		7:0	SWTRIG7	SWTRIG6	SWTRIG5	SWTRIG4	SWTRIG3	SWTRIG2	SWTRIG1	SWTRIG0
0x11	SWTRIGCTRL	15:8					SWTRIG11	SWTRIG10	SWTRIG9	SWTRIG8
0x12		23:16								
0x13		31:24								
0x14		7:0	RRLVLEN0					LVLPF	RI0[3:0]	
0x15	DDIOTDIA	15:8	RRLVLEN1					LVLPF	RI1[3:0]	
0x16	PRICTRL0	23:16	RRLVLEN2					LVLPF	RI2[3:0]	
0x17		31:24	RRLVLEN3					LVLPF	RI3[3:0]	
0x18										
 0x1F	Reserved									
		7:0						IDI	3:0]	
0x20 0x21	INTPEND	15:8	PEND	BUSY	FERR			SUSP	TCMPL	TERR
0x21	Reserved	13.0	FLIND	0001	ILKK			3035	I GIVIFL	ILKK
0x23	Reserved	7:0	CHINT	CHINTS	CHINTE	CHINT4	СПІТЗ	CHINT2	CHINT1	CHINTO
0x24		7:0	CHINT7	CHINT6	CHINT5	CHINT4	CHINT3		CHINT1	CHINT9
0x25	INTSTATUS	15:8					CHINT11	CHINT10	CHINT9	CHINT8
0x26		23:16								
0x27		31:24	DI IQVOUT	BIIGACHE	DIIGVOUE	DIIGVOUA	BIIGACHS	BLIGACHU	DI ISVOU1	BIIGACHU
0x28		7:0	BUSYCH7	BUSYCH6	BUSYCH5	BUSYCH4	BUSYCH11	BUSYCH10	BUSYCHO	BUSYCH8
0x29	BUSYCH	15:8					BUSYCH11	BUSYCH10	BUSYCH9	BUSYCH8
0x2A		23:16								
0x2B		31:24								



Offset	Name	Bit Pos.								
0x2C		7:0	PENDCH7	PENDCH6	PENDCH5	PENDCH4	PENDCH3	PENDCH2	PENDCH1	PENDCH0
0x2D	PENDCH	15:8					PENDCH11	PENDCH10	PENDCH9	PENDCH8
0x2E	FLINDOIT	23:16								
0x2F		31:24								
0x30		7:0					LVLEX3	LVLEX2	LVLEX1	LVLEX0
0x31	ACTIVE	15:8	ABUSY					ID[4:0]		
0x32	ACTIVE	23:16				BTCN	IT[7:0]			
0x33		31:24				BTCN	T[15:8]			
0x34		7:0				BASEA	DDR[7:0]			
0x35	BASEADDR	15:8				BASEAD	DR[15:8]			
0x36	2,102,10511	23:16				BASEAD	DR[23:16]			
0x37		31:24				BASEAD	DR[31:24]			
0x38		7:0				WRBAD	DDR[7:0]			
0x39	WRBADDR	15:8				WRBAD	DR[15:8]			
0x3A		23:16					DR[23:16]			
0x3B		31:24		I		WRBADI	DR[31:24]	I	I	
0x3C	Reserved									
0x3E	reserved									
0x3F	CHID	7:0						ID[3:0]	ı
0x40	CHCTRLA	7:0							ENABLE	SWRST
0x41										
 0x43	Reserved									
0x44		7:0		LVL	[1:0]	EVOE	EVIE		EVACT[2:0]	
0x45		15:8			· ·.	-		RC[5:0]		
0x46	CHCTRLB	23:16	TRIGA	CT[1:0]				-1,		
0x47		31:24		[]					CME	[[1:0]
0x48		0							02	,[]
	Reserved									
0x4B										
0x4C	CHINTENCLR	7:0						SUSP	TCMPL	TERR
0x4D	CHINTENSET	7:0						SUSP	TCMPL	TERR
0x4E	CHINTFLAG	7:0						SUSP	TCMPL	TERR
0x4F	CHSTATUS	7:0						FERR	BUSY	PEND

Table 18-2. DMAC SRAM Register Summary - Descriptor/Write-Back Memory Section

Offset	Name	Bit Pos.						
0x00	BTCTRL	7:0		BLOCK	ACT[1:0]	EVOS	EL[1:0]	VALID
0x01	BICIKL	15:8	STEPSIZE[2:0]	STEPSEL	DSTINC	SRCINC	BEATS	IZE[1:0]
0x02	BTCNT	7:0	BTCNT[7:0]					
0x03	BICNI	15:8	BTCNT[15:8]					



Offset	Name	Bit Pos.							
0x04		7:0	SRCADDR[7:0]						
0x05	SRCADDR	15:8	SRCADDR[15:8]						
0x06	SRCADDR	23:16	SRCADDR[23:16]						
0x07		31:24	SRCADDR[31:24]						
0x08		7:0	DSTADDR[7:0]						
0x09	DSTADDR	15:8	DSTADDR[15:8]						
0x0A	DSTADUR	23:16		DSTADE	R[23:16]				
0x0B		31:24		DSTADE	R[31:24]				
0x0C		7:0		DESCA	DDR[7:0]				
0x0D	DESCADDR	15:8	DESCADDR[15:8]						
0x0E	DESCADUR	23:16	DESCADDR[23:16]						
0x0F		31:24		DESCAD	DR[31:24]				



18.8 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Please refer to DSU Register Access Protection and the PAC for details.



18.8.1 DMAC Registers

18.8.1.1 Control

 Name:
 CTRL

 Offset:
 0x00

 Reset:
 0x0000

Property: Enable-Protected, Write-Protected

Bit	15	14	13	12	11	10	9	8
					LVLEN3	LVLEN2	LVLEN1	LVLEN0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						CRCENABLE	DMAENABLE	SWRST
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:8 – LVLENx [x=3..0]: Priority Level x Enable

0: Priority level n requests are disabled.

1: Priority level n requests are enabled.

When this bit is set, all requests with the corresponding level will be fed into the arbiter block. When cleared, all requests with the corresponding level will be ignored.

For compatibility with future devices, always write the unused bits to zero when this register is written.

For details on arbitration schemes, refer to "Arbitration" on page 264 section.

These bits are not enable-protected.

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – CRCENABLE: CRC Enable

0: The CRC calculation is disabled.

1: The CRC calculation is enabled.

Writing a zero to this bit will disable the CRC module if the CRC Status Busy flag is cleared (CRCSTATUS.CRC-BUSY). If the CRC Status Busy flag is set the write will be ignored and the CRC module will not be disabled. The bit is read zero when the CRC is disabled.

Writing a one to this bit will enable the CRC calculation.

This bit is not enable-protected.

Bit 1 – DMAENABLE: DMA Enable

0: The peripheral is disabled.

1: The peripheral is enabled.

If the DMA is enabled and this bit is written to zero, the DMAENABLE bit is not cleared before the internal data transfer buffer is empty and the DMA transfer is aborted.



Writing a one to this bit will enable the DMA module.

This bit is not enable-protected.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to SWRST will be ignored as long as either DMA or CRC are enabled. The bit can be written one only when both DMA and CRC are disabled.

Writing a one to this bit resets all registers in the DMAC to their initial state.

Note that the DMAC will return an access error if the SWRST bit is written to one when the DMAC is enabled.



18.8.1.2 CRC Control

Name: CRCCTRL

Offset: 0x02 **Reset**: 0x0000

Property: Enable-Protected, Write-Protected

Bit	15	14	13	12	11	10	9	8
					CRCSI	RC[5:0]		
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					CRCPC	DLY[1:0]	CRCBEA ⁻	TSIZE[1:0]
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:8 – CRCSRC[5:0]: CRC Input Source

These bits select the input source for generating the CRC, as shown in Table 18-3. The selected source is locked until either the CRC generation is completed or the CRC module is disabled. This means the CRCSRC cannot be modified when the CRC operation is ongoing. The lock is signaled by the CRCBUSY status bit. CRC generation complete is generated and signaled from the selected source when used with the DMA channel.

Table 18-3. CRC Input Source

CRCSRC[5:0]	Name	Description
0x0	NOACT	No action
0x1	Ю	I/O interface
0x2-0x1F		Reserved
0x20-0x3F	CHN	DMA channel n

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:2 – CRCPOLY[1:0]: CRC Polynomial Type

These bits select the CRC polynomial type, as shown in Table 18-4.



Table 18-4. CRC Polynomial Type

CRCPOLY[1:0]	Name	Description
0x0	CRC16	CRC-16 (CRC-CCITT)
0x1	CRC32	CRC32 (IEEE 802.3)
0x2-0x3		Reserved

• Bits 1:0 – CRCBEATSIZE[1:0]: CRC Beat Size

These bits define bus access type when CRC is used with I/O interface, as shown in Table 18-5.

Table 18-5. CRC Beat Size

CRCBEATSIZE[1:0]	Name	Description
0x0	BYTE	Byte bus access
0x1	HWORD	Half-word bus access
0x2	WORD	Word bus access
0x3		Reserved



18.8.1.3 CRC Data Input

Name: CRCDATAIN

Offset: 0x04

Reset: 0x00000000

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24		
	CRCDATAIN[31:24]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
	CRCDATAIN[23:16]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
Dit										
	CRCDATAIN[15:8]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
	CRCDATAIN[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

Bits 31:0 – CRCDATAIN[31:0]: CRC Data Input

These bits store the data for which the CRC checksum is computed. After the CRCDATAIN register is written, a new CRC Checksum is ready in 1 clock cycle if CRCBEATSIZE = 0 (byte), 2 clock cycles if CRCBEATSIZE = 1 (half-word) and 4 clock cycles if CRCBEATSIZE = 2 (word).



18.8.1.4 CRC Checksum

The CRCCHKSUM represents the 16- or 32-bit checksum value and the generated CRC. The register is reset to zero by default, but it is possible to reset all bits to one by writing the CRCCHKSUM register directly. It is possible to write this register only when the CRC module is disabled. If CRC-32 is selected and the CRC Status Busy flag is cleared (i.e., CRC generation is completed or aborted), the bit reversed (bit 31 is swapped with bit 0, bit 30 with bit 1, etc.) and complemented result will be read from CRCCHKSUM. If CRC-16 is selected and the CRC Status Busy flag is set (i.e., CRC generation is ongoing), CRCCHKSUM will contain the actual content.

Name: CRCCHKSUM

Offset: 0x08

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24		
				CRCCHKS	SUM[31:24]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
	CRCCHKSUM[23:16]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				CRCCHK	SUM[15:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
	CRCCHKSUM[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

Bits 31:0 – CRCCHKSUM[31:0]: CRC Checksum

These bits store the generated CRC result. The 16 MSB bits are always read zero when CRC-16 is enabled.



18.8.1.5 CRC Status

Name: CRCSTATUS

Offset: 0x0C **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							CRCZERO	CRCBUSY
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – CRCZERO: CRC Zero

This bit is cleared when a new CRC source is selected.

This bit is set when the CRC generation is complete and the CRC Checksum is zero.

Bit 0 – CRCBUSY: CRC Module Busy

When used with I/O interface, this flag is set when the CRCDATAIN register is written and cleared by writing a one to it. When used with a DMA channel, the bit is set when the corresponding DMA channel is enabled, and cleared when the corresponding DMA channel is disabled. This register bit cannot be cleared by the application when the CRC is used with a DMA channel.

This bit is set when a source configuration is selected and as long as the source is using the CRC module.



18.8.1.6 Debug Control

Name: DBGCTRL

Offset: 0x0D **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
								DBGRUN
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – DBGRUN: Debug Run

This bit controls the functionality when the CPU is halted by an external debugger.

0: DMAC halts the operation during debug.

1: DMAC continues the normal operation during debug.



18.8.1.7 Software Trigger Control

Name: SWTRIGCTRL

Offset: 0x10

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					SWTRIG11	SWTRIG10	SWTRIG9	SWTRIG8
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	SWTRIG7	SWTRIG6	SWTRIG5	SWTRIG4	SWTRIG3	SWTRIG2	SWTRIG1	SWTRIG0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 11:0 – SWTRIGx [x=11..0]: Channel x Software Trigger

0: The bit reads 0 when DMA can register a new transfer trigger for the channel.

1: The bit reads 1, when a 1 is written to the bit and the channel is already pending.

Writing a zero to this bit will disable a pending software trigger. The bit is automatically cleared when the Channel Pending Status flag is set (CHSTATUS.PEND).

Writing a one to this bit will generate a DMA data transfer trigger (software trigger).



18.8.1.8 Priority Control 0

Name: PRICTRL0

Offset: 0x14

Reset: 0x00000000

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24	
	RRLVLEN3					LVLPF	813[3:0]		
Access	R/W	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
	RRLVLEN2					LVLPF	RI2[3:0]		
Access	R/W	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
	RRLVLEN1					LVLPF	RI1[3:0]		
Access	R/W	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	RRLVLEN0				LVLPRI0[3:0]				
Access	R/W	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bit 31 – RRLVLEN3: Level 3 Round-Robin Scheduling Enable

0: Static scheduling scheme for channels with level 3 priority.

For details on scheduling schemes, refer to "Static scheduling" on page 265 and "Round-robin scheduling" on page 265.

Bits 30:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – LVLPRI3[3:0]: Level 3 Channel Priority Number

When level 3 round-robin scheduling is enabled, this register stores the channel number of the last acknowledged priority level 3 channel. The stored channel number will have the lowest priority the next time one or more priority level 3 channel requests are pending. The register is accessible from software to change the priority queue. This register is not reinitialized to its initial value if round-robin scheduling is disabled, and so if default static priority is needed, the register must be written to zero.

Bit 23 – RRLVLEN2: Level 2 Round-Robin Scheduling Enable

0: Static scheduling scheme for channels with level 2 priority.



^{1:} Round-robin scheduling scheme for channels with level 3 priority.

1: Round-robin scheduling scheme for channels with level 2 priority.

For details on scheduling schemes, refer to "Static scheduling" on page 265 and "Round-robin scheduling" on page 265.

Bits 22:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – LVLPRI2[3:0]: Level 2 Channel Priority Number

When level 2 round-robin scheduling is enabled, this register stores the channel number of the last acknowledged priority level 2 channel. The stored channel number will have the lowest priority the next time one or more priority level 2 channel requests are pending. The register is accessible from software to change the priority queue. This register is not reinitialized to its initial value if round-robin scheduling is disabled, and so if default static priority is needed, the register must be written to zero.

Bit 15 – RRLVLEN1: Level 1 Round-Robin Scheduling Enable

- 0: Static scheduling scheme for channels with level 1 priority.
- 1: Round-robin scheduling scheme for channels with level 1 priority.

For details on scheduling schemes, refer to "Static scheduling" on page 265 and "Round-robin scheduling" on page 265.

Bits 14:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:8 – LVLPRI1[3:0]: Level 1 Channel Priority Number

When level 1 round-robin scheduling is enabled, this register stores the channel number of the last acknowledged priority level 1 channel. The stored channel number will have the lowest priority the next time one or more priority level 1 channel requests are pending. The register is accessible from software to change the priority queue. This register is not reinitialized to its initial value if round-robin scheduling is disabled, and so if default static priority is needed, the register must be written to zero.

Bit 7 – RRLVLEN0: Level 0 Round-Robin Scheduling Enable

- 0: Static scheduling scheme for channels with level 0 priority.
- 1: Round-robin scheduling scheme for channels with level 0 priority.

For details on scheduling schemes, refer to "Static scheduling" on page 265 and "Round-robin scheduling" on page 265.

Bits 6:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:0 – LVLPRI0[3:0]: Level 0 Channel Priority Number

When level 0 round-robin scheduling is enabled, this register stores the channel number of the last acknowledged priority level 0 channel. The stored channel number will have the lowest priority the next time one or more priority level 0 channel requests are pending. The register is accessible from software to change the priority queue. This register is not reinitialized to its initial value if round-robin scheduling is disabled, and so if default static priority is needed, the register must be written to zero.



18.8.1.9 Interrupt Pending

This register allows the user to identify the lowest DMA channel with pending interrupt.

Name: INTPEND

Offset: 0x20 **Reset**: 0x0000

Property: -

Bit	15	14	13	12	11	10	9	8
	PEND	BUSY	FERR			SUSP	TCMPL	TERR
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						ID[:	3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 15 – PEND: Pending

This bit is read one when the channel selected by Channel ID field (ID) is pending.

Bit 14 – BUSY: Busy

This bit is read one when the channel selected by Channel ID field (ID) is busy.

Bit 13 – FERR: Fetch Error

This bit is read one when the channel selected by Channel ID field (ID) fetched an invalid descriptor.

Bits 12:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 10 – SUSP: Channel Suspend

This bit is read one when the channel selected by Channel ID field (ID) has pending Suspend interrupt.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Channel ID (ID) Suspend interrupt flag.

• Bit 9 - TCMPL: Transfer Complete

This bit is read one when the channel selected by Channel ID field (ID) has pending Transfer Complete interrupt. Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Channel ID (ID) Transfer Complete interrupt flag.

Bit 8 – TERR: Transfer Error

This bit is read one when the channel selected by Channel ID field (ID) has pending Transfer Error interrupt. Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Channel ID (ID) Transfer Error interrupt flag.

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



Bits 3:0 – ID[3:0]: Channel ID

These bits store the lowest channel number with pending interrupts. The number is valid if Suspend (SUSP), Transfer Complete (TCMPL) or Transfer Error (TERR) bits are set. The Channel ID field is refreshed when a new channel (with channel number less than the current one) with pending interrupts is detected, or when the application clears the corresponding channel interrupt sources. When no pending channels interrupts are available, these bits will always return zero value when read.

When the bits are written, indirect access to the corresponding Channel Interrupt Flag register is enabled.



18.8.1.10 Interrupt Status

Name: INTSTATUS

Offset: 0x24

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					CHINT11	CHINT10	CHINT9	CHINT8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CHINT7	CHINT6	CHINT5	CHINT4	CHINT3	CHINT2	CHINT1	CHINT0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:12 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 11:0 – CHINTx [x=11..0]: Channel x Pending Interrupt

This bit is set when Channel x has pending interrupt.

This bit is cleared when Channel x interrupt is disabled or the interrupt sources are cleared.



18.8.1.11 Busy Channels

Name: BUSYCH

Offset: 0x28

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					BUSYCH11	BUSYCH10	BUSYCH9	BUSYCH8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	BUSYCH7	BUSYCH6	BUSYCH5	BUSYCH4	BUSYCH3	BUSYCH2	BUSYCH1	BUSYCH0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:0 – BUSYCHx [x=11..0]: Busy Channel x

This bit is cleared when the channel trigger action is complete, when a bus error is detected or when the channel is disabled.

This bit is set when the DMA channel starts a DMA transfer.



18.8.1.12 Pending Channels

Name: PENDCH

Offset: 0x2C

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					PENDCH11	PENDCH10	PENDCH9	PENDCH8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	PENDCH7	PENDCH6	PENDCH5	PENDCH4	PENDCH3	PENDCH2	PENDCH1	PENDCH0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 11:0 - PENDCHx [x=11..0]: Pending Channel x

This bit is cleared when trigger execution defined by channel trigger action settings is started, when a bus error is detected or when the channel is disabled. For details on trigger action settings, refer to Table 18-7.

This bit is set when a transfer is pending on the DMA Channel x.



18.8.1.13 Active Channel and Levels

Name: ACTIVE
Offset: 0x30

Reset: 0x00000000

Property:

Bit	31	30	29	28	27	26	25	24
				BTCN ⁻	Γ[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				BTCN	T[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	ABUSY					ID[4:0]		
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					LVLEX3	LVLEX2	LVLEX1	LVLEX0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:16 – BTCNT[15:0]: Active Channel Block Transfer Count

These bits hold the 16-bit block transfer count of the ongoing transfer. This value is stored in the active channel and written back in the corresponding Write-Back channel memory location when the arbiter grants a new channel access. The value is valid only when the active channel active busy flag (ABUSY) is set.

Bit 15 – ABUSY: Active Channel Busy

This bit is cleared when the active transfer count is written back in the Write-Back memory section.

This flag is set when the next descriptor transfer count is read from the Write-Back memory section.

Bits 14:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 12:8 – ID[4:0]: Active Channel ID

These bits hold the channel index currently stored in the active channel registers. The value is updated each time the arbiter grants a new channel transfer access request.

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



Bits 3:0 – LVLEXx [x=3..0]: Level x Channel Trigger Request Executing
This bit is set when a level-x channel trigger request is executing or pending.



18.8.1.14 Descriptor Memory Section Base Address

Name: BASEADDR

Offset: 0x34

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24	
				BASEAD	DR[31:24]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				BASEAD	DR[23:16]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
							_	_	
Bit	15	14	13	12	11	10	9	8	
				BASEAD	DR[15:8]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	BASEADDR[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 – BASEADDR[31:0]: Descriptor Memory Base Address

These bits store the Descriptor memory section base address. The value must be quad-word aligned.



18.8.1.15 Write-Back Memory Section Base Address

Name: WRBADDR

Offset: 0x38

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24	
				WRBADI	DR[31:24]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				WRBADI	DR[23:16]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
5				40		40		_	
Bit	15	14	13	12	11	10	9	8	
				WRBAD	DR[15:8]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	WRBADDR[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 31:0 – WRBADDR[31:0]: Write-Back Memory Base Address

These bits store the Write-Back memory base address. The value must be quad-word aligned.



18.8.1.16 Channel ID

Name: CHID
Offset: 0x3F
Reset: 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
						ID[:	3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 3:0 - ID[3:0]: Channel ID

These bits define the channel number that will be accessed. Before reading or writing a channel register, the channel ID register field must be set first.



18.8.1.17 Channel Control A

Name: CHCTRLA

Offset: 0x40 **Reset:** 0x00

Property: Enable-Protected, Write-Protected

Bit	7	6	5	4	3	2	1	0
							ENABLE	SWRST
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 1 - ENABLE: Channel Enable

- 0: Channel is disabled.
- 1: Channel is enabled

If the channel is enabled and this bit is written to zero, the ENABLE bit is not cleared before the internal data transfer buffer is empty and the DMA transfer is aborted. The bit is automatically cleared when the transaction is completed.

Writing a one to this bit will enable the DMA channel.

This bit is not enable-protected.

Bit 0 – SWRST: Channel Software Reset

- 0: There is no reset operation ongoing.
- 1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets the channel registers to their initial state. The bit can be set when the channel is disabled (ENABLE = 0). Writing a one to this bit will be ignored as long as the channel is enabled (ENABLE = 1). This bit is automatically cleared when the reset is completed.



18.8.1.18 Channel Control B

Name: CHCTRLB

Offset: 0x44

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24	
				CMD[1:0]					
Access	R	R	R	R	R	R	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
	TRIGA	CT[1:0]							
Access	R/W	R/W	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
					TRIGS	RC[5:0]			
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
		LVL	[1:0]	EVOE	EVIE		EVACT[2:0]		
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 31:26 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 25:24 – CMD[1:0]: Software Command

These bits define the software commands, as shown in Table 18-6.

These bits are not enable-protected.

Table 18-6. Software Command

CMD[1:0]	Name	Description
0x0	NOACT	No action
0x1	SUSPEND	Channel suspend operation
0x2	RESUME	Channel resume operation
0x3		Reserved



Bits 23:22 – TRIGACT[1:0]: Trigger Action These bits define the trigger action used for a transfer, as shown in Table 18-7.

Table 18-7. Trigger Action

TRIGACT[1:0]	Name	Description
0x0	BLOCK	One trigger required for each block transfer
0x1		Reserved
0x2	BEAT	One trigger required for each beat transfer
0x3	TRANSACTION	One trigger required for each transaction

Bits 21:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:8 – TRIGSRC[5:0]: Peripheral Trigger Source These bits define the peripheral trigger which is source of the transfer. For details on trigger selection and trigger modes, refer to "Transfer Triggers" on page 262 and Table 18-7.

Table 18-8. Peripheral trigger source

Value	Name	Description
0x00	DISABLE	Only software/event triggers
0x01	SERCOM0 RX	SERCOM0 RX Trigger
0x02	SERCOM0 TX	SERCOM0 TX Trigger
0x03	SERCOM1 RX	SERCOM1 RX Trigger
0x04	SERCOM1 TX	SERCOM1 TX Trigger
0x05	SERCOM2 RX	SERCOM2 RX Trigger
0x06	SERCOM2 TX	SERCOM2 TX Trigger
0x07	SERCOM3 RX	SERCOM3 RX Trigger
0x08	SERCOM3 TX	SERCOM3 TX Trigger
0x09	SERCOM4 RX	SERCOM4 RX Trigger
0x0A	SERCOM4 TX	SERCOM4 TX Trigger
0x0B	SERCOM5 RX	SERCOM5 RX Trigger
0x0C	SERCOM5 TX	SERCOM5 TX Trigger
0x0D	TCC0 OVF	TCC0 OverflowTrigger
0x0E	TCC0 MC0	TCC0 Match/Compare 0 Trigger
0x0F	TCC0 MC1	TCC0 Match/Compare 1 Trigger
0x10	TCC0 MC2	TCC0 Match/Compare 2 Trigger
0x11	TCC0 MC3	TCC0 Match/Compare 3 Trigger
0x12	TCC1 OVF	TCC1 OverflowTrigger



Value	Name	Description
0x13	TCC1 MC0	TCC1 Match/Compare 0 Trigger
0x14	TCC1 MC1	TCC1 Match/Compare 1 Trigger
0x15	TCC2 OVF	TCC2 OverflowTrigger
0x16	TCC2 MC0	TCC2 Match/Compare 0 Trigger
0x17	TCC2 MC1	TCC2 Match/Compare 1 Trigger
0x18	TC3 OVF	TC3 OverflowTrigger
0x19	TC3 MC0	TC3 Match/Compare 0 Trigger
0x1A	TC3 MC1	TC3 Match/Compare 1 Trigger
0x1B	TC4 OVF	TC4 OverflowTrigger
0x1C	TC4 MC0	TC4 Match/Compare 0 Trigger
0x1D	TC4 MC1	TC4 Match/Compare 1 Trigger
0x1E	TC5 OVF	TC5 OverflowTrigger
0x1F	TC5 MC0	TC5 Match/Compare 0 Trigger
0x20	TC5 MC1	TC5 Match/Compare 1 Trigger
0x21	TC6 OVF	TC6 OverflowTrigger
0x22	TC6 MC0	TC6 Match/Compare 0 Trigger
0x23	TC6 MC1	TC6 Match/Compare 1 Trigger
0x24	TC7 OVF	TC7 OverflowTrigger
0x25	TC7 MC0	TC7 Match/Compare 0 Trigger
0x26	TC7 MC1	TC7 Match/Compare 1 Trigger
0x27	ADC RESRDY	ADC Result Ready Trigger
0x28	DAC EMPTY	DAC Emtpy Trigger
0x29	12S RX 0	I2S RX 0 Trigger
0x2A	I2S RX 1	I2S RX 1 Trigger
0x2B	12S TX 0	I2S TX 0 Trigger
0x2C	I2S TX 1	I2S TX 1 Trigger

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 6:5 – LVL[1:0]: Channel Arbitration Level

These bits define the channel level used for arbitration. For details on arbitration schemes, refer to "Arbitration" on page 264.

These bits are not enable-protected.



Table 18-9. Channel Arbitration Level

LVL[1:0]	Name	Description
0x0	LVL0	Channel Priority Level 0
0x1	LVL1	Channel Priority Level 1
0x2	LVL2	Channel Priority Level 2
0x3	LVL3	Channel Priority Level 3
0x4-0x7		Reserved

Bit 4 – EVOE: Channel Event Output Enable

This bit indicates if the Channel event generation is enabled. The event will be generated for every condition defined in the descriptor Event Output Selection (BTCTRL.EVOSEL).

- 0: Channel event generation is disabled.
- 1: Channel event generation is enabled.

The bit is available only on channels with event output support. Refer to Table 22-6 and Table 22-4 for details.

Bit 3 – EVIE: Channel Event Input Enable

- 0: Channel event action will not be executed on any incoming event.
- 1: Channel event action will be executed on any incoming event.

The bit is available only on channels with event input support. Refer to Table 22-6 and Table 22-4 for details.

Bits 2:0 – EVACT[2:0]: Event Input Action

These bits define the event input action, as shown in Table 18-10. The action is executed only if the corresponding EVIE bit in CHCTRLB register of the channel is set. For details on event actions, refer to "Event Input Actions" on page 273.

The bits are available only for channels with event input support. Refer to Table 22-6 and Table 22-4 for details.

Table 18-10. Event Input Action

EVACT[2:0]	Name	Description
0x0	NOACT	No action
0x1	TRIG	Transfer and periodic transfer trigger
0x2	CTRIG	Conditional transfer trigger
0x3	CBLOCK	Conditional block transfer
0x4	SUSPEND	Channel suspend operation
0x5	RESUME	Channel resume operation
0x6	SSKIP	Skip next block suspend action
0x7		Reserved



18.8.1.19 Channel Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (CHINTENSET) register.

Name: CHINTENCLR

Offset: 0x4C **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
						SUSP	TCMPL	TERR
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – SUSP: Channel Suspend Interrupt Enable

0: The Channel Suspend interrupt is disabled.

1: The Channel Suspend interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Channel Suspend Interrupt Enable bit, which disables the Channel Suspend interrupt.

Bit 1 – TCMPL: Transfer Complete Interrupt Enable

0: The Channel Transfer Complete interrupt is disabled. When block action is set to none, the TCMPL flag will not be set when a block transfer is completed.

1: The Channel Transfer Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Channel Transfer Complete Interrupt Enable bit, which disables the Channel Transfer Complete interrupt.

• Bit 0 - TERR: Transfer Error Interrupt Enable

0: The Channel Transfer Error interrupt is disabled.

1: The Channel Transfer Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Channel Transfer Error Interrupt Enable bit, which disables the Channel Transfer Error interrupt.



18.8.1.20 Channel Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (CHINTENCLR) register.

Name: CHINTENSET

Offset: 0x4D **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
						SUSP	TCMPL	TERR
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – SUSP: Channel Suspend Interrupt Enable

0: The Channel Suspend interrupt is disabled.

1: The Channel Suspend interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Channel Suspend Interrupt Enable bit, which enables the Channel Suspend interrupt.

Bit 1 – TCMPL: Transfer Complete Interrupt Enable

0: The Channel Transfer Complete interrupt is disabled.

1: The Channel Transfer Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Channel Transfer Complete Interrupt Enable bit, which enables the Channel Transfer Complete interrupt.

• Bit 0 - TERR: Transfer Error Interrupt Enable

0: The Channel Transfer Error interrupt is disabled.

1: The Channel Transfer Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Channel Transfer Error Interrupt Enable bit, which enables the Channel Transfer Error interrupt.



18.8.1.21 Channel Interrupt Flag Status and Clear

Name: CHINTFLAG

Offset: 0x4E **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
						SUSP	TCMPL	TERR
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 2 - SUSP: Channel Suspend

This flag is cleared by writing a one to it.

This bit is set when a block transfer with suspend block action is completed, when a software suspend command is executed, when a suspend event is received or when an invalid descriptor is fetched by the DMA.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Channel Suspend interrupt flag.

For details on available software commands, refer to Table 18-6.

For details on available event input actions, refer to Table 18-10.

For details on available block actions, refer to Table 18-14.

Bit 1 – TCMPL: Transfer Complete

This flag is cleared by writing a one to it.

This flag is set when a block transfer is completed and the corresponding interrupt block action is enabled. When block action is set to none, the TCMPL flag will not be set when a block transfer is completed.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the corresponding channel Transfer Complete interrupt flag.

Bit 0 – TERR: Transfer Error

This flag is cleared by writing a one to it.

This flag is set when a bus error is detected during an AHB access or when the DMA fetches an invalid descriptor. Writing a zero to this bit has no effect.

Writing a one to this bit will clear the corresponding channel Transfer Error interrupt flag.



18.8.1.22 Channel Status

Name: CHSTATUS

Offset: 0x4F **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
						FERR	BUSY	PEND
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – FERR: Fetch Error

This bit is set when an invalid descriptor is fetched. The bit is automatically cleared when the software resume command is executed.

Bit 1 – BUSY: Channel Busy

This bit is cleared when the channel trigger action is complete, when a bus error is detected or when the channel is disabled.

This bit is set when the DMA channel starts a DMA transfer.

Bit 0 – PEND: Channel Pending

This bit is cleared when trigger execution defined by channel trigger action settings is started, when a bus error is detected or when the channel is disabled. For details on trigger action settings, refer to Table 18-7.

This bit is set when a transfer is pending on the DMA channel.




18.8.2 DMAC SRAM Registers

18.8.2.1 Block Transfer Control

The BTCTRL register offset is relative to (BASEADDR or WRBADDR) + Channel Number * 0x10

Name: BTCTRL Oxfo 0x00



Bits 15:13 – STEPSIZE[2:0]: Address Increment Step Size

These bits select the address increment step size, as shown in Table 18-11. The setting apply to source or destination address, depending on STEPSEL setting.

Table 18-11. Address Increment Step Size

STEPSIZE[2:0]	Name	Description
0x0	X1	Next ADDR <- ADDR + BEATSIZE * 1
0x1	X2	Next ADDR <- ADDR + BEATSIZE * 2
0x2	X4	Next ADDR <- ADDR + BEATSIZE * 4
0x3	X8	Next ADDR <- ADDR + BEATSIZE * 8
0x4	X16	Next ADDR <- ADDR + BEATSIZE * 16
0x5	X32	Next ADDR <- ADDR + BEATSIZE * 32
0x6	X64	Next ADDR <- ADDR + BEATSIZE * 64
0x7	X128	Next ADDR <- ADDR + BEATSIZE * 128

Bit 12 – STEPSEL: Step Selection

This bit selects if source or destination addresses are using the step size settings, according to Table 18-12.

Table 18-12. Step Selection

STEPSEL	Name	Description
0x0	DST	Step size settings apply to the destination address
0x1	SRC	Step size settings apply to the source address

Bit 11 – DSTINC: Destination Address Increment Enable

0: The Destination Address Increment is disabled.

1: The Destination Address Increment is enabled.

Writing a zero to this bit will disable the destination address incrementation. The address will be kept fixed during the data transfer.



Writing a one to this bit will enable the destination address incrementation. By default, the destination address is incremented by 1. If the STEPSEL bit is cleared, flexible step settings are available in the STEPSIZE register, as shown in Table 18-11.

• Bit 10 - SRCINC: Source Address Increment Enable

0: The Source Address Increment is disabled.

1: The Source Address Increment is enabled.

Writing a zero to this bit will disable the source address incrementation. The address will be kept fixed during the data transfer.

Writing a one to this bit will enable the source address incrementation. By default, the source address is incremented by 1. If the STEPSEL bit is set, flexible step settings are available in the STEPSIZE register, as shown in Table 18-11.

Bits 9:8 – BEATSIZE[1:0]: Beat Size

These bits define the AHB access size, as shown in Table 18-13. The setting apply to both read and write accesses.

Table 18-13. Beat Size

BEATSIZE[1:0]	Name	Description
0x0	BYTE	8-bit access
0x1	HWORD	16-bit access
0x2	WORD	32-bit access
0x3		Reserved

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:3 – BLOCKACT[1:0]: Block Action

These bits define the block actions, as shown in Table 18-14.

Table 18-14. Block Action

BLOCKACT[1:0]	Name	Description
0x0	NOACT	No action
0x1	INT	Channel in normal operation and block interrupt
0x2	SUSPEND	Channel suspend operation is completed
0x3	вотн	Both channel suspend operation and block interrupt

Bits 2:1 – EVOSEL[1:0]: Event Output Selection

These bits define the event output selection, as shown in Table 18-15.



Table 18-15. Event Output Selection

EVOSEL[1:0]	Name	Description
0x0	DISABLE	Event generation disabled
0x1	BLOCK	Event strobe when block transfer complete
0x2		Reserved
0x3	BEAT	Event strobe when beat transfer complete

Bit 0 – VALID: Descriptor Valid

- 0: The descriptor is not valid, or descriptor transfer completed.
- 1: The descriptor is valid or descriptor transfer pending.

Writing a zero to this bit in the Descriptor memory will suspend the DMA channel operation when fetching the corresponding descriptor.

The bit is automatically cleared in the Write-Back memory section when channel is aborted, when an error is detected during the block transfer, or when the block transfer is completed.



18.8.2.2 Block Transfer Count

The BTCNT register offset is relative to (BASEADDR or WRBADDR) + Channel Number * 0x10

Name:	BTCNT							
Offset:	0x02							
Bit	15	14	13	12	11	10	9	8
				BTCN ⁻	Γ[15:8]			
Bit	7	6	5	4	3	2	1	0
				BTCN	T[7:0]			

Bits 15:0 – BTCNT[15:0]: Block Transfer Count

These bits hold the 16-bit block transfer count.

During a transfer, the internal counter value is decremented by one after each beat data transfer. The value is updated in the corresponding Write-Back channel memory location only when the channel looses priority, when the channel is suspended or when condition disabling the channel is detected (transfer complete, transfer error or abort conditions).



18.8.2.3 Transfer Source Address

The SRCADDR register offset is relative to (BASEADDR or WRBADDR) + Channel Number * 0x10

	9		`		,			
Name:	SRCADDR							
Offset:	0x04							
Bit	31	30	29	28	27	26	25	24
	SRCADDR[31:24]							
Bit	23	22	21	20	19	18	17	16
				SRCADD	R[23:16]			
Bit	15	14	13	12	11	10	9	8
				SRCADI	DR[15:8]			
Bit	7	6	5	4	3	2	1	0
				SRCAD	DR[7:0]			

• Bits 31:0 – SRCADDR[31:0]: Transfer Source Address

These bits hold the source address corresponding to the end of the block transfer.



18.8.2.4 Transfer Destination Address

The DSTADDR register offset is relative to (BASEADDR or WRBADDR) + Channel Number * 0x10

Name: Offset:	DSTADDR 0x08							
Bit	31	30	29	28	27	26	25	24
	DSTADDR[31:24]							
Bit	23	22	21	20	19	18	17	16
				DSTADD	R[23:16]			
Bit	15	14	13	12	11	10	9	8
				DSTADE	PR[15:8]			
Bit	7	6	5	4	3	2	1	0
				DSTADI	OR[7:0]			

Bits 31:0 – DSTADDR[31:0]: Transfer Destination Address

These bits hold the destination address corresponding to the end of the block transfer.



18.8.2.5 Next Descriptor Address

The DESCADDR register offset is relative to (BASEADDR or WRBADDR) + Channel Number * 0x10

Name: Offset:	DESCADD	R	·		ŕ				
Bit	31	30	29	28	27	26	25	24	
	DESCADDR[31:24]								
Bit	23	22	21	20	19	18	17	16	
				DESCADI	DR[23:16]				
Bit	15	14	13	12	11	10	9	8	
				DESCAD	DR[15:8]				
Bit	7	6	5	4	3	2	1	0	
	DESCADDR[7:0]								

Bits 31:0 – DESCADDR[31:0]: Next Descriptor Address

These bits hold the address location of the next descriptor. The value must be quad-word aligned.



19. EIC - External Interrupt Controller

19.1 Overview

The External Interrupt Controller (EIC) allows external pins to be configured as interrupt lines. Each interrupt line can be individually masked and can generate an interrupt on rising, falling or both edges, or on high or low levels. Each external pin has a configurable filter to remove spikes. Each external pin can also be configured to be asynchronous in order to wake up the device from sleep modes where all clocks have been disabled. External pins can also generate an event.


A separate non-maskable interrupt (NMI) is also supported. It has properties similar to the other external interrupts, but is connected to the NMI request of the CPU, enabling it to interrupt any other interrupt mode.

19.2 Features

- 16 external pins, plus one non-maskable pin
- Dedicated interrupt line for each pin
- Individually maskable interrupt lines
- Interrupt on rising, falling or both edges
- Interrupt on high or low levels
- Asynchronous interrupts for sleep modes without clock
- Filtering of external pins
- Event generation
- Configurable wake-up for sleep modes

19.3 Block Diagram

Figure 19-1. EIC Block Diagram





19.4 Signal Description

Signal Name	Туре	Description
EXTINT[150]	Digital Input	External interrupt pin
NMI	Digital Input	Non-maskable interrupt pin

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

19.5 Product Dependencies

In order to use this EIC, other parts of the system must be configured correctly, as described below.

19.5.1 I/O Lines

Using the EIC's I/O lines requires the I/O pins to be configured. Refer to "PORT" on page 363 for details.

19.5.2 Power Management

All interrupts are available in all sleep modes, but the EIC can be configured to automatically mask some interrupts in order to prevent device wake-up.

The EIC will continue to operate in any sleep mode where the selected source clock is running. The EIC's interrupts can be used to wake up the device from sleep modes. Events connected to the Event System can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

19.5.3 Clocks

The EIC bus clock (CLK_EIC_APB) can be enabled and disabled in the Power Manager, and the default state of CLK EIC APB can be found in the Peripheral Clock Masking section in "PM – Power Manager" on page 102.

A generic clock (GCLK_EIC) is required to clock the peripheral. This clock must be configured and enabled in the Generic Clock Controller before using the peripheral. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

This generic clock is asynchronous to the user interface clock (CLK_EIC_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 326 for further details.

19.5.4 DMA

Not applicable.

19.5.5 Interrupts

There are two interrupt request lines, one for the external interrupts (EXTINT) and one for non-maskable interrupt (NMI).

The EXTINT interrupt request line is connected to the interrupt controller. Using the EIC interrupt requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

The NMI interrupt request line is also connected to the interrupt controller, but does not require the interrupt to be configured.

19.5.6 Events

The events are connected to the Event System. Using the events requires the Event System to be configured first. The External Interrupt Controller generates events as pulses.

Refer to "EVSYS – Event System" on page 390 for details.



19.5.7 Debug Operation

When the CPU is halted in debug mode, the EIC continues normal operation. If the EIC is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

19.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Interrupt Flag Status and Clear register (INTFLAG refer to INTFLAG)
- Non-Maskable Interrupt Flag Status and Clear register (NMIFLAG)

Write-protection is denoted by the Write-Protected property in the register description.

Write-protection does not apply to accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

19.5.9 Analog Connections

Not applicable.

19.6 Functional Description

19.6.1 Principle of Operation

The EIC detects edge or level condition to generate interrupts to the CPU Interrupt Controller or events to the Event System. Each external interrupt pin (EXTINT) can be filtered using majority vote filtering, clocked by generic clock GCLK EIC.

19.6.2 Basic Operation

19.6.2.1 Initialization

The EIC must be initialized in the following order:

- 1. Enable CLK_EIC_APB
- 2. If edge detection or filtering is required, GCLK EIC must be enabled
- 3. Write the EIC configuration registers (EVCTRL, WAKEUP, CONFIGy)
- 4. Enable the EIC

When NMI is used, GCLK EIC must be enabled after EIC configuration (NMICTRL).

19.6.2.2 Enabling, Disabling and Resetting

The EIC is enabled by writing a one to the Enable bit in the Control register (CTRL.ENABLE). The EIC is disabled by writing a zero to CTRL.ENABLE.

The EIC is reset by writing a one to the Software Reset bit in the Control register (CTRL.SWRST). All registers in the EIC will be reset to their initial state, and the EIC will be disabled.

Refer to CTRL register for details.

19.6.3 External Pin Processing

Each external pin can be configured to generate an interrupt/event on edge detection (rising, falling or both edges) or level detection (high or low). The sense of external pins is configured by writing the Interrupt Sense x bits in the Config y register (CONFIGy.SENSEx). The corresponding interrupt flag (INTFLAG.EXTINT[x]) in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition is met (CONFIGy.SENSEx must be different from zero).



When the interrupt has been cleared in edge-sensitive mode, INTFLAG.EXTINT[x] will only be set if a new interrupt condition is met. In level-sensitive mode, when interrupt has been cleared, INTFLAG.EXTINT[x] will be set immediately if the EXTINTx pin still matches the interrupt condition.

Each external pin can be filtered by a majority vote filtering, clocked by GCLK_EIC. Filtering is enabled if bit Filter Enable x in the Configuration y register (CONFIGy.FILTENx) is written to one. The majority vote filter samples the external pin three times with GCLK_EIC and outputs the value when two or more samples are equal.


Table 19-1. Majority Vote Filter

Samples [0, 1, 2]	Filter Output
[0,0,0]	0
[0,0,1]	0
[0,1,0]	0
[0,1,1]	1
[1,0,0]	0
[1,0,1]	1
[1,1,0]	1
[1,1,1]	1

When an external interrupt is configured for level detection, or if filtering is disabled, detection is made asynchronously, and GCLK EIC is not required.

If filtering or edge detection is enabled, the EIC automatically requests the GCLK_EIC to operate (GCLK_EIC must be enabled in the GCLK module, see "GCLK – Generic Clock Controller" on page 80 for details). If level detection is enabled, GCLK EIC is not required, but interrupt and events can still be generated.

Figure 19-2. Interrupt detections



The detection delay depends on the detection mode.



Table 19-2. Interrupt Latency

Detection Mode	Latency (Worst Case)
Level without filter	3 CLK_EIC_APB periods
Level with filter	4 GCLK_EIC periods + 3 CLK_EIC_APB periods
Edge without filter	4 GCLK_EIC periods + 3 CLK_EIC_APB periods
Edge with filter	6 GCLK_EIC periods + 3 CLK_EIC_APB periods

19.6.4 Additional Features

The non-maskable interrupt pin can also generate an interrupt on edge or level detection, but it is configured with the dedicated NMI Control register (NMICTRL - refer to NMICTRL). To select the sense for NMI, write to the NMISENSE bit group in the NMI Control register (NMICTRL.NMISENSE). NMI filtering is enabled by writing a one to the NMI Filter Enable bit (NMICTRL.NMIFILTEN).

NMI detection is enabled only by the NMICTRL.NMISENSE value, and the EIC is not required to be enabled.

After reset, NMI is configured to no detection mode.

When an NMI is detected, the non-maskable interrupt flag in the NMI Flag Status and Clear register is set (NMIFLAG.NMI). NMI interrupt generation is always enabled, and NMIFLAG.NMI generates an interrupt request when set.

19.6.5 DMA Operation

Not applicable.

19.6.6 Interrupts

The EIC has the following interrupt sources:

- External interrupt pins (EXTINTx). See "Basic Operation" on page 323
- Non-maskable interrupt pin (NMI). See "Additional Features" on page 325

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when an interrupt condition occurs (NMIFLAG for NMI). Each interrupt, except NMI, can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the EIC is reset. See the INTFLAG register for details on how to clear interrupt flags. The EIC has one common interrupt request line for all the interrupt sources (except the NMI interrupt request line). Refer to "Processor And Architecture" on page 22 for details. The user must read the INTFLAG (or NMIFLAG) register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Processor And Architecture" on page 22 for details.

19.6.7 Events

The EIC can generate the following output events:

External event from pin (EXTINTx).

Writing a one to an Event Output Control register (EVCTRLEXTINTEO) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event. Refer to "EVSYS – Event System" on page 390 for details on configuring the Event System.

When the condition on pin EXTINTx matches the configuration in the CONFIGy register, the corresponding event is generated, if enabled.




19.6.8 Sleep Mode Operation

In sleep modes, an EXTINTx pin can wake up the device if the corresponding condition matches the configuration in CONFIGy register. Writing a one to a Wake-Up Enable bit (WAKEUP.WAKEUPEN[x]) enables the wake-up from pin EXTINTx. Writing a zero to a Wake-Up Enable bit (WAKEUP.WAKEUPEN[x]) disables the wake-up from pin EXTINTx.

Using WAKEUPEN[x]=1 with INTENSET=0 is not recommended.

Figure 19-3. Wake-Up Operation Example (High-Level Detection, No Filter, WAKEUPEN[x]=1)



19.6.9 Synchronization

Due to the asynchronicity between CLK_EIC_APB and GCLK_EIC, some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete.

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled, and interrupts will be pending as long as the bus is stalled.

The following bits need synchronization when written:

- Software Reset bit in the Control register (CTRL.SWRST)
- Enable bit in the Control register (CTRL.ENABLE)

No register needs synchronization when written.

No register needs synchronization when read.



19.7 Register Summary

Table 19-3. Register Summary

		Bit								
Offset	Name	Pos.								
0x00	CTRL	7:0							ENABLE	SWRST
0x01	STATUS	7:0	SYNCBUSY							
0x02	NMICTRL	7:0					NMIFILTEN		NMISENSE[2:0]	
0x03	NMIFLAG	7:0								NMI
0x04		7:0	EXTINTE07	EXTINTEO6	EXTINTEO5	EXTINTEO4	EXTINTEO3	EXTINTEO2	EXTINTEO1	EXTINTEO0
0x05	EVCTRL	15:8	EXTINTEO15	EXTINTEO14	EXTINTEO13	EXTINTEO12	EXTINTEO11	EXTINTEO10	EXTINTEO9	EXTINTEO8
0x06	EVUIRL	23:16								
0x07		31:24								
80x0		7:0	EXTINT7	EXTINT6	EXTINT5	EXTINT4	EXTINT3	EXTINT2	EXTINT1	EXTINT0
0x09	INITENICI D	15:8	EXTINT15	EXTINT14	EXTINT13	EXTINT12	EXTINT11	EXTINT10	EXTINT9	EXTINT8
0x0A	INTENCLR	23:16								
0x0B		31:24								
0x0C		7:0	EXTINT7	EXTINT6	EXTINT5	EXTINT4	EXTINT3	EXTINT2	EXTINT1	EXTINT0
0x0D	INTENSET	15:8	EXTINT15	EXTINT14	EXTINT13	EXTINT12	EXTINT11	EXTINT10	EXTINT9	EXTINT8
0x0E	INTENSET	23:16								
0x0F		31:24								
0x10		7:0	EXTINT7	EXTINT6	EXTINT5	EXTINT4	EXTINT3	EXTINT2	EXTINT1	EXTINT0
0x11	INTFLAG	15:8	EXTINT15	EXTINT14	EXTINT13	EXTINT12	EXTINT11	EXTINT10	EXTINT9	EXTINT8
0x12	INTILAG	23:16								
0x13		31:24								
0x14		7:0	WAKEUPEN7	WAKEUPEN6	WAKEUPEN5	WAKEUPEN4	WAKEUPEN3	WAKEUPEN2	WAKEUPEN1	WAKEUPEN0
0x15	WAKEUP	15:8	WAKEUPEN15	WAKEUPEN14	WAKEUPEN13	WAKEUPEN12	WAKEUPEN11	WAKEUPEN10	WAKEUPEN9	WAKEUPEN8
0x16	WAREUP	23:16								
0x17		31:24								
0x18		7:0					FILTEN0		SENSEx[2:0]	
0x19	CONFICE	15:8								
0x1A	CONFIG0	23:16								
0x1B		31:24								
0x1C		7:0					FILTEN8		SENSE28	
0x1D		15:8								
0x1E	CONFIG1	23:16								
0x1F		31:24								



19.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-protected property in each individual register description. Refer to "Register Access Protection" on page 323 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Synchronized property in each individual register description. Refer to "Synchronization" on page 326 for details.

Some registers are enable-protected, meaning they can be written only when the EIC is disabled. Enable-protection is denoted by the Enabled-Protected property in each individual register description.



19.8.1 Control

 Name:
 CTRL

 Offset:
 0x00

 Reset:
 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
							ENABLE	SWRST
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ENABLE: Enable

0: The EIC is disabled.

1: The EIC is enabled.

Due to synchronization, there is delay from writing CTRL.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately, and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY will be cleared when the operation is complete.

Bit 0 – SWRST: Software Reset

0: There is no ongoing reset operation.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the EIC to their initial state, and the EIC will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write operation will be discarded.

Due to synchronization, there is a delay from writing CTRL.SWRST until the reset is complete. CTRL.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.



19.8.2 Status

Name: STATUS
Offset: 0x01
Reset: 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy

This bit is cleared when the synchronization of registers between the clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



19.8.3 Non-Maskable Interrupt Control

Name: NMICTRL

Offset: 0x02 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
					NMIFILTEN		NMISENSE[2:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – NMIFILTEN: Non-Maskable Interrupt Filter Enable

0: NMI filter is disabled.

1: NMI filter is enabled.

Bits 2:0 – NMISENSE[2:0]: Non-Maskable Interrupt Sense

These bits define on which edge or level the NMI triggers.

Table 19-4. Non-Maskable Interrupt Sense

NMISENSE[2:0]	Name	Description
0x0	NONE	No detection
0x1	RISE	Rising-edge detection
0x2	FALL	Falling-edge detection
0x3	вотн	Both-edges detection
0x4	HIGH	High-level detection
0x5	LOW	Low-level detection
0x6-0x7		Reserved



19.8.4 Non-Maskable Interrupt Flag Status and Clear

Name: NMIFLAG

Offset: 0x03 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
								NMI
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – NMI: Non-Maskable Interrupt

This flag is cleared by writing a one to it.

This flag is set when the NMI pin matches the NMI sense configuration, and will generate an interrupt request.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the non-maskable interrupt flag.



19.8.5 Event Control

Name: EVCTRL Offset: 0x04

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	EXTINTEO15	EXTINTEO14	EXTINTEO13	EXTINTEO12	EXTINTEO11	EXTINTEO10	EXTINTEO9	EXTINTEO8
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	EXTINTEO7	EXTINTEO6	EXTINTEO5	EXTINTEO4	EXTINTEO3	EXTINTEO2	EXTINTEO1	EXTINTEO0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:16 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 15:0 – EXTINTEOx [x=15..0]: External Interrupt x Event Output Enable

These bits indicate whether the event associated withthe EXTINTx pin is enabled or not togenerated for every detection.

- 0: Event from pin EXTINTx is disabled.
- 1: Event from pin EXTINTx is enabled.



19.8.6 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x08

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	EXTINT15	EXTINT14	EXTINT13	EXTINT12	EXTINT11	EXTINT10	EXTINT9	EXTINT8
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	EXTINT7	EXTINT6	EXTINT5	EXTINT4	EXTINT3	EXTINT2	EXTINT1	EXTINT0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:16 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 15:0 – EXTINTx [x=15..0]: External Interrupt x Enable

0: The external interrupt x is disabled.

1: The external interrupt x is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the External Interrupt x Enable bit, which enables the external interrupt.



19.8.7 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x0C

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	EXTINT15	EXTINT14	EXTINT13	EXTINT12	EXTINT11	EXTINT10	EXTINT9	EXTINT8
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	EXTINT7	EXTINT6	EXTINT5	EXTINT4	EXTINT3	EXTINT2	EXTINT1	EXTINT0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:16 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 15:0 – EXTINTx [x=15..0]: External Interrupt x Enable

0: The external interrupt x is disabled.

1: The external interrupt x is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the External Interrupt x Enable bit, which enables the external interrupt.



19.8.8 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x10

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	EXTINT15	EXTINT14	EXTINT13	EXTINT12	EXTINT11	EXTINT10	EXTINT9	EXTINT8
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	EXTINT7	EXTINT6	EXTINT5	EXTINT4	EXTINT3	EXTINT2	EXTINT1	EXTINT0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:16 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 15:0 – EXTINTx [x=15..0]: External Interrupt x

This flag is cleared by writing a one to it.

This flag is set when EXTINTx pin matches the external interrupt sense configuration and will generate an interrupt request if INTENCLR/SET.EXTINT[x] is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the External Interrupt x flag.



19.8.9 Wake-Up Enable

Name: WAKEUP

Offset: 0x14

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	20		Ξ.	20	.0	.0	.,	.,
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	WAKEUPEN15	WAKEUPEN14	WAKEUPEN13	WAKEUPEN12	WAKEUPEN11	WAKEUPEN10	WAKEUPEN9	WAKEUPEN8
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	WAKEUPEN7	WAKEUPEN6	WAKEUPEN5	WAKEUPEN4	WAKEUPEN3	WAKEUPEN2	WAKEUPEN1	WAKEUPEN0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:16 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 15:0 – WAKEUPENx [x=15..0]: External Interrupt x Wake-up Enable

This bit enables or disables wake-up from sleep modes when the EXTINTx pin matches the external interrupt sense configuration.

- 0: Wake-up from the EXTINTx pin is disabled.
- 1: Wake-up from the EXTINTx pin is enabled.



19.8.10 Configuration n

Name: CONFIGn

Offset: 0x18+n*0x4 [n=0..1]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					FILTEN0		SENSEx[2:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:4 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits - FILTENx: Filter n Enable

0: Filter is disabled for EXTINT[n*8+x] input.

1: Filter is enabled for EXTINT[n*8+x] input.

• Bits - SENSEx: Input Sense n Configuration

These bits define on which edge or level the interrupt or event for EXTINT[n*8+x] will be generated.

Table 19-5. Input Sense n Configuration

SENSEx[2:0]	Name	Description
0x0	NONE	No detection
0x1	RISE	Rising-edge detection
0x2	FALL	Falling-edge detection



SENSEx[2:0]	Name	Description
0x3	вотн	Both-edges detection
0x4	HIGH	High-level detection
0x5	LOW	Low-level detection
0x6-0x7		Reserved



20. NVMCTRL - Non-Volatile Memory Controller

20.1 Overview


Non-volatile memory (NVM) is a reprogrammable flash memory that retains program and data storage even with power off. The NVM Controller (NVMCTRL) connects to the AHB and APB bus interfaces for system access to the NVM block. The AHB interface is used for reads and writes to the NVM block, while the APB interface is used for commands and configuration.

20.2 Features

- 32-bit AHB interface for reads and writes
- All NVM sections are memory mapped to the AHB, including calibration and system configuration
- 32-bit APB interface for commands and control
- Programmable wait states for read optimization
- 16 regions can be individually protected or unprotected
- Additional protection for boot loader
- Supports device protection through a security bit
- Interface to Power Manager for power-down of flash blocks in sleep modes
- Can optionally wake up on exit from sleep or on first access
- Direct-mapped cache

20.3 Block Diagram

Figure 20-1. Block Diagram



20.4 Signal Description

Not applicable



20.5 Product Dependencies

In order to use this module, other parts of the system must be configured correctly, as described below.

20.5.1 Power Management

The NVMCTRL will continue to operate in any sleep mode where the selected source clock is running. The NVMCTRL's interrupts can be used to wake up the device from sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

The Power Manager will automatically put the NVM block into a low-power state when entering sleep mode. This is based on the Control B register (CTRLB - refer to CTRLB) SLEEPPRM bit setting. Read the CTRLB register description for more details.

20.5.2 Clocks

Two synchronous clocks are used by the NVMCTRL. One is provided by the AHB bus (CLK_NVMCTRL_AHB) and the other is provided by the APB bus (CLK_NVMCTRL_APB). For higher system frequencies, a programmable number of wait states can be used to optimize performance. When changing the AHB bus frequency, the user must ensure that the NVM Controller is configured with the proper number of wait states. Refer to the "Electrical Characteristics" on page 900 for the exact number of wait states to be used for a particular frequency range. Alternately, automatic wait-state generation can be used by setting the AUTOWS bit.

20.5.3 Interrupts

The NVM Controller interrupt request line is connected to the interrupt controller. Using the NVMCTRL interrupt requires the interrupt controller to be programmed first.

Refer to "Nested Vector Interrupt Controller" on page 23 for details.

20.5.4 Debug Operation

When an external debugger forces the CPU into debug mode, the peripheral continues normal operation.

Access to the NVM block can be protected by the security bit. In this case, the NVM block will not be accessible. See "Security Bit" on page 346 for details.

20.5.5 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Interrupt Flag Status and Clear register (INTFLAG refer to INTFLAG)
- Status register (STATUS refer to STATUS)

Write-protection is denoted by the Write-Protected property in the register description. Write-protection does not apply for accesses through an external debugger.

When the CPU is halted in debug mode, all write-protection is automatically disabled. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

20.5.6 Analog Connections

Not applicable.

20.6 Functional Description

20.6.1 Principle of Operation

The NVM Controller is a slave on the AHB and APB buses. It responds to commands, read requests and write requests, based on user configuration.



20.6.2 Basic Operations

20.6.2.1 Initialization

After power up, the NVM Controller goes through a power-up sequence. During this time, access to the NVM Controller from the AHB bus is halted. Upon power-up completion, the NVM Controller is operational without any need for user configuration.

20.6.2.2 Enabling, Disabling and Resetting


Not applicable.

20.6.3 Memory Organization

Refer to "Physical Memory Map" on page 19 for memory sizes and addresses for each device.

The NVM is organized into rows, where each row contains four pages, as shown in Figure 20-2. The NVM has a rowerase granularity, while the write granularity is by page. In other words, a single row erase will erase all four pages in the row, while four write operations are used to write the complete row.

Figure 20-2. Row Organization




The NVM block contains a calibration and auxiliary space that is memory mapped. Refer to Figure 20-3 for details.

The calibration and auxiliary space contains factory calibration and system configuration information. This space can be read from the AHB bus in the same way as the main NVM main address space.

In addition, a boot loader section can be allocated at the beginning of the main array, and an EEPROM emulation area can be allocated at the end of the NVM main address space.


Figure 20-3. NVM Memory Organization



The lower rows in the NVM main address space can be allocated as a boot loader section by using the BOOTPROT fuses, and the upper rows can be allocated to EEPROM emulation, as shown in Figure 20-4. The boot loader section is protected by the lock bit(s) corresponding to this address space and by the BOOTPROT[2:0] fuse. The EEPROM rows can be written regardless of the region lock status. The number of rows protected by BOOTPROT and the number of rows allocated to EEPROM emulation are given in Table 20-2 and Table 20-3, respectively.



Figure 20-4. EEPROM Emulation and Boot Loader Allocation



20.6.4 Region Lock Bits

The NVM block is grouped into 16 equally sized regions. The region size is dependent on the flash memory size, and is given in the table below. Each region has a dedicated lock bit preventing writing and erasing pages in the region. After production, all regions will be unlocked.

Table 20-1. Region Size

Memory Size [KB]	Region Size [KB]
256	16
128	8
64	4
32	2

To lock or unlock a region, the Lock Region and Unlock Region commands are provided. Writing one of these commands will temporarily lock/unlock the region containing the address loaded in the ADDR register. ADDR can be written by software, or the automatically loaded value from a write operation can be used. The new setting will stay in effect until the next reset, or the setting can be changed again using the lock and unlock commands. The current status of the lock can be determined by reading the LOCK register.

To change the default lock/unlock setting for a region, the user configuration section of the auxiliary space must be written using the Write Auxiliary Page command. Writing to the auxiliary space will take effect after the next reset. Therefore, a boot of the device is needed for changes in the lock/unlock setting to take effect. See "Physical Memory Map" on page 19 for calibration and auxiliary space address mapping.

20.6.5 Command and Data Interface

The NVM Controller is addressable from the APB bus, while the NVM main address space is addressable from the AHB bus. Read and automatic page write operations are performed by addressing the NVM main address space directly, while other operations such as manual page writes and row erase must be performed by issuing commands through the NVM Controller.



To issue a command, the CTRLA.CMD bits must be written along with the CTRLA.CMDEX value. When a command is issued, INTFLAG.READY will be cleared until the command has completed. Any commands written while INTFLAG.READY is low will be ignored. Read the CTRLA register description for more details.


The CTRLB register must be used to control the power reduction mode, read wait states and the write mode.

20.6.5.1 NVM Read

Reading from the NVM main address space is performed via the AHB bus by addressing the NVM main address space or auxiliary address space directly. Read data is available after the configured number of read wait states (CTRLB.RWS) set in the NVM Controller, has passed.

The number of cycles data are delayed to the AHB bus is determined by the read wait states. Examples of using zero and one wait states are shown in Figure 20-5.

Figure 20-5. Read Wait State Examples



20.6.5.2 NVM Write

The NVM Controller requires that an erase must be done before programming. The entire NVM main address space can be erased by a debugger Chip Erase command. Alternatively, rows can be individually erased by the Erase Row command.

After programming, the region that the page resides in can be locked to prevent spurious write or erase sequences. Locking is performed on a per-region basis, and so locking a region locks all pages inside the region.

Data to be written to the NVM block are first written and stored in an internal buffer called the page buffer. The page buffer contains the same number of bytes as an NVM page. Writes to the page buffer must be 16 or 32 bits. 8-bit writes to the page buffer is not allowed, and will cause a system exception.

Writing to the NVM block via the AHB bus is performed by a load operation to the page buffer. For each AHB bus write, the address is stored in the ADDR register. After the page buffer has been loaded with the required number of bytes, the page can be written to the addressed location by setting CMD to Write Page and setting the key value to CMDEX. The LOAD bit in the STATUS register indicates whether the page buffer has been loaded or not. Before writing the page to memory, the accessed row must be erased.

By default, automatic page writes are enabled (MANW=0). This will trigger a write operation to the page addressed by ADDR when the last location of the page is written.

Because the address is automatically stored in ADDR during the I/O bus write operation, the last given address will be present in the ADDR register. There is no need to load the ADDR register manually, unless a different page in memory is to be written.



Procedure for Manual Page Writes (MANW=1)

The row to be written must be erased before the write command is given.

- Write to the page buffer by addressing the NVM main address space directly
- Write the page buffer to memory: CMD=Write Page and CMDEX
- The READY bit in the INTFLAG register will be low while programming is in progress, and access through the AHB
 will be stalled

Procedure for Automatic Page Writes (MANW=0)

The row to be written must be erased before the last write to the page buffer is performed.

Note that partially written pages must be written with a manual write.

- Write to the page buffer by addressing the NVM main address space directly.
 - When the last location in the page buffer is written, the page is automatically written to NVM main address space.
- INTFLAG.READY will be zero while programming is in progress and access through the AHB will be stalled.

20.6.5.3 Page Buffer Clear

The page buffer is automatically cleared to all ones after a page write is performed. If a partial page has been written and it is desired to clear the contents of the page buffer, the Page Buffer Clear command can be used.

20.6.5.4 Erase Row

Before a page can be written, the row that contains the page must be erased. The Erase Row command can be used to erase the desired row. Erasing the row sets all bits to one. If the row resides in a region that is locked, the erase will not be performed and the Lock Error bit in the Status register (STATUS.LOCKE) will be set.

Procedure for Erase Row

- Write the address of the row to erase ADDR. Any address within the row can be used.
- Issue an Erase Row command.

20.6.5.5 Lock and Unlock Region

These commands are used to lock and unlock regions as detailed in section "Region Lock Bits" on page 343.

20.6.5.6 Set and Clear Power Reduction Mode

The NVM Controller and block can be taken in and out of power reduction mode through the set and clear power reduction mode commands. When the NVM Controller and block are in power reduction mode, the Power Reduction Mode bit in the Status register (STATUS.PRM) is set.

20.6.6 NVM User Configuration

The NVM user configuration resides in the auxiliary space. See "Physical Memory Map" on page 19 for calibration and auxiliary space address mapping.

The bootloader resides in the main array starting at offset zero. The allocated boot loader section is protected against write.

Table 20-2. Boot Loader Size

BOOTPROT [2:0]	Rows Protected by BOOTPROT	Boot Loader Size in Bytes		
7	None	0		
6	2	512		
5	4	1024		
4	8	2048		



BOOTPROT [2:0]	Rows Protected by BOOTPROT	Boot Loader Size in Bytes
3	16	4096
2	32	8192
1	64	16384
0	128	32768

The EEPROM bits indicates the Flash size reserved for EEPROM emulation according to the Table 20-3. EEPROM resides in the upper rows of the NVM main address space and are writable, regardless of the region lock status.

Table 20-3. Flash size for EEPROM emulation

EEPROM[2:0]	Rows Allocated to EEPROM	EEPROM Size in Bytes for EEPROM emulation ⁽¹⁾		
7	None	0		
6	1	256		
5	2	512		
4	4	1024		
3	8	2048		
2	16	4096		
1	32	8192		
0	64	16384		

Note: 1. the actual size of the EEPROM depends on the emulation software. For more information see Application Note AT03265

20.6.7 Security Bit

The security bit allows the entire chip to be locked from external access for code security. The security bit can be written by a dedicated command, Set Security Bit (SSB). Once set, the only way to clear the security bit is through a debugger Chip Erase command. After issuing the SSB command, the PROGE error bit can be checked. Refer to "DSU – Device Service Unit" on page 38 for details.

20.6.8 Cache

The NVM Controller cache reduces the device power consumption and improves system performance when wait states are required. It is a direct-mapped cache that implements 8 lines of 64 bits (i.e., 64 bytes). NVM Controller cache can be enabled by writing a zero in the CACHEDIS bit in the CTRLB register (CTRLB.CACHEDIS). Cache can be configured to three different modes using the READMODE bit group in the CTRLB register. Refer to CTRLB register description for more details. The INVALL command can be issued through the CTRLA register to invalidate all cache lines. Commands affecting NVM content automatically invalidate cache lines.



20.7 Register Summary

Table 20-4. Register Summary

0x06 CTRLB 23:16 CACHEDIS R 0x07 31:24 NVMP[7:0] NVMP[7:0] 0x08 7:0 NVMP[15:8] NVMP[15:8] 0x0A 23:16 PSZ[2 0x0B 31:24 STANDARD ST	LEEPPRM[1:0] EADMODE[1:0]
0x01 CTRLA 15:8 CMDEX[7:0] 0x02 Reserved 0x03 Reserved 0x04 7:0 MANW RWS[3:0] 0x05 15:8 S 0x06 23:16 CACHEDIS R 0x08 7:0 NVMP[7:0] NVMP[7:0] 0x09 15:8 NVMP[15:8] PSZ[2 0x0B 31:24 PSZ[2 0x0B INTENCLR 7:0 ERRO 0x0D Reserved 0x0F Reserved	EADMODE[1:0]
0x01 15:8 CMDEX[7:0] 0x02 Reserved Image: Compact of the property of the proper	EADMODE[1:0]
0x03 Reserved 7:0 MANW RWS[3:0] 0x05 15:8 S S 0x06 23:16 CACHEDIS R 0x07 31:24 NVMP[7:0] NVMP[7:0] 0x08 7:0 NVMP[15:8] NVMP[15:8] 0x09 15:8 NVMP[15:8] PSZ[2 0x0B 31:24 S S 0x0C INTENCLR 7:0 ERRO 0x0D Reserved Reserved S	EADMODE[1:0]
0x04 7:0 MANW RWS[3:0] 0x05 15:8 S 0x06 23:16 CACHEDIS R 0x08 7:0 NVMP[7:0] 0x09 15:8 NVMP[15:8] 0x0A 23:16 NVMP[15:8] 0x0B 31:24 PSZ[2 0x0C INTENCLR 7:0 ERRO 0x0D Reserved ERRO	EADMODE[1:0]
0x05 CTRLB 15:8 S 0x07 31:24 CACHEDIS R 0x08 7:0 NVMP[7:0] 0x09 15:8 NVMP[15:8] 0x0A 23:16 PSZ[2 0x0B 31:24 S 0x0C INTENCLR 7:0 ERRO 0x0D Reserved S	EADMODE[1:0]
0x06 CTRLB 23:16 CACHEDIS R 0x07 31:24 NVMP[7:0] NVMP[7:0] 0x08 7:0 NVMP[15:8] NVMP[15:8] 0x09 23:16 PSZ[2 0x0B 31:24 STANDARD ST	EADMODE[1:0]
0x06 23:16 CACHEDIS R 0x07 31:24 NVMP[7:0] 0x08 7:0 NVMP[7:0] 0x09 15:8 NVMP[15:8] 0x0B 31:24 PSZ[2 0x0C INTENCLR 7:0 ERRO 0x0D Reserved CACHEDIS R	
0x08 7:0 NVMP[7:0] 0x09 15:8 NVMP[15:8] 0x0B 23:16 PSZ[2 0x0C INTENCLR 7:0 ERRO 0x0D Reserved 0x0F	:0]
0x09 PARAM 15:8 NVMP[15:8] 0x0B 23:16 PSZ[2 0x0C INTENCLR 7:0 ERRO 0x0D Reserved 0x0F	:0]
0x0A PARAM 23:16 PSZ[2 0x0B 31:24 STANDARD STAND	:0]
0x0A 23:16 PSZ[2 0x0B 31:24 Second Sec	:0]
0x0C INTENCLR 7:0 ERRO 0x0D Reserved 0x0F	
0x0D Reserved 0x0F	
Reserved 0x0F	OR READY
0x0F	
0x10 INTENSET 7:0 ERRO	OR READY
0x11	
Reserved 0x13	
0x14 INTFLAG 7:0 ERRO	OR READY
0x15	
Reserved 0x17	
0x18 7:0 NVME LOCKE PROGE LOA	D PRM
0x19 STATUS 15:8	SB
0x1A Reserved	
0x1B Reserved	
0x1C 7:0 ADDR[7:0]	
0x1D 15:8 ADDR[15:8]	
0x1E ADDR 23:16 ADDR[21:16]	
0x1F 31:24	
0x20 7:0 LOCK[7:0]	
0x21 LOCK 15:8 LOCK[15:8]	



20.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to the "Register Access Protection" on page 341 and the "PAC – Peripheral Access Controller" on page 28 for details.



20.8.1 Control A

 Name:
 CTRLA

 Offset:
 0x00

 Reset:
 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8		
	CMDEX[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
		CMD[6:0]								
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

Bits 15:8 – CMDEX[7:0]: Command Execution

This bit group should be written with the key value 0xA5 to enable the command written to CMD to be executed. If the bit group is written with a different key value, the write is not performed and the PROGE status bit is set. PROGE is also set if the a previously written command is not complete.

The key value must be written at the same time as CMD. If a command is issued through the APB bus on the same cycle as an AHB bus access, the AHB bus access will be given priority. The command will then be executed when the NVM block and the AHB bus are idle.

The READY status must be one when the command is issued.

Bit 0 of the CMDEX bit group will read back as one until the command is issued.

Table 20-5. Command Execution

CMDEX[7:0]	Name	Description
0x0-0xA4		Reserved
0xA5	KEY	Execution Key
0xA6-0xFF		Reserved

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 6:0 – CMD[6:0]: Command

These bits define the command to be executed when the CMDEX key is written, as shown in Table 20-6.



Table 20-6. Command

CMD[6:0]	Name	Description
0x0-0x1		Reserved
0x2	ER	Erase Row - Erases the row addressed by the ADDR register.
0x3		Reserved
0x4	WP	Write Page - Writes the contents of the page buffer to the page addressed by the ADDR register.
0x5	EAR	Erase Auxiliary Row - Erases the auxiliary row addressed by the ADDR register. This command can be given only when the security bit is not set and only to the user configuration row.
0x6	WAP	Write Auxiliary Page - Writes the contents of the page buffer to the page addressed by the ADDR register. This command can be given only when the security bit is not set and only to the user configuration row.
0x7-0x9		Reserved
0xA	SF	Security Flow Command
0xB-0xE		Reserved
0xF	WL	Write lockbits
0x10-0x3F		Reserved
0x40	LR	Lock Region - Locks the region containing the address location in the ADDR register.
0x41	UR	Unlock Region - Unlocks the region containing the address location in the ADDR register.
0x42	SPRM	Sets the power reduction mode.
0x43	CPRM	Clears the power reduction mode.
0x44	PBC	Page Buffer Clear - Clears the page buffer.
0x45	SSB	Set Security Bit - Sets the security bit by writing 0x00 to the first byte in the lockbit row.
0x46	INVALL	Invalidates all cache lines.
0x47-0x7F		Reserved



20.8.2 Control B

Name: CTRLB
Offset: 0x04

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
						CACHEDIS	READM	ODE[1:0]
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
							SLEEPF	PRM[1:0]
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	MANW				RWS	S[3:0]		
Access	R/W	R	R	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

Bits 31:19 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 18 - CACHEDIS: Cache Disable

This bit is used to disable the cache.

0: The cache is enabled.

1: The cache is disabled.



Bits 17:16 – READMODE[1:0]: NVMCTRL Read Mode

Table 20-7. NVMCTRL Read Mode

READMODE[1:0]	Name	Description				
0x0	NO_MISS_PENALTY	The NVM Controller (cache system) does not insert wait states on a cache miss. Gives the best system performance.				
0x1	LOW_POWER	Reduces power consumption of the cache system, but inserts a wait state each time there is a cache miss. This mode may not be relevant if CPU performance is required, as the application will be stalled and may lead to increase run time.				
0x2	DETERMINISTIC	The cache system ensures that a cache hit or miss takes the same amount of time, determined by the number of programmed flash wait states. This mode can be used for real-time applications that require deterministic execution timings.				
0x3		Reserved				

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

 Bits 9:8 – SLEEPPRM[1:0]: Power Reduction Mode during Sleep Indicates the power reduction mode during sleep.

Table 20-8. Power Reduction Mode during Sleep

SLEEPPRM[1:0]	Name	Description
0x0	WAKEONACCESS	NVM block enters low-power mode when entering sleep.NVM block exits low-power mode upon first access.
0x1	WAKEUPINSTANT	NVM block enters low-power mode when entering sleep.NVM block exits low-power mode when exiting sleep.
0x2		Reserved
0x3	DISABLED	Auto power reduction disabled.

Bit 7 – MANW: Manual Write

0: Writing to the last word in the page buffer will initiate a write operation to the page addressed by the last write operation. This includes writes to memory and auxiliary rows.

1: Write commands must be issued through the CMD register.

Bits 6:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:1 – RWS[3:0]: NVM Read Wait States

These bits give the number of wait states for a read operation. Zero indicates zero wait states, one indicates one wait state, etc., up to 15 wait states.

This register is initialized to 0 wait states. Software can change this value based on the NVM access time and system frequency.



Table 20-9. NVM Read Wait States

RWS[3:0]	Name	Description
0x0	SINGLE	Single Auto Wait State
0x1	HALF	Half Auto Wait State
0x2	DUAL	Dual Auto Wait State
0x3-0xF		Reserved

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



20.8.3 NVM Parameter

Name: PARAM
Offset: 0x08

Reset: 0x000XXXXX

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
							PSZ[2:0]	
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	X	Χ	X
Bit	15	14	13	12	11	10	9	8
				NVMF	P[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	X	Χ	Χ	Χ	Χ	Χ	X	Χ
Bit	7	6	5	4	3	2	1	0
				NVM	P[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	Χ	Χ	Х	Х	Χ	Х	Х	Χ

Bits 31:19 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 18:16 – PSZ[2:0]: Page Size Indicates the page size. Not all device families will provide all the page sizes indicated in the table.

Table 20-10. Page Size

PSZ[2:0]	Name	Description
0x0	8	8 bytes
0x1	16	16 bytes
0x2	32	32 bytes
0x3	64	64 bytes
0x4	128	128 bytes



PSZ[2:0]	Name	Description
0x5	256	256 bytes
0x6	512	512 bytes
0x7	1024	1024 bytes

Bits 15:0 – NVMP[15:0]: NVM Pages

Indicates the number of pages in the NVM main address space.



20.8.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x0C **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	_
							ERROR	READY	
Access	R	R	R	R	R	R	R/W	R/W	•
Reset	0	0	0	0	0	0	0	0	

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ERROR: Error Interrupt Enable

Writing a zero to this bit has no effect.

Writing a one to this bit clears the ERROR interrupt enable.

This bit will read as the current value of the ERROR interrupt enable.

Bit 0 – READY: NVM Ready Interrupt Enable

Writing a zero to this bit has no effect.

Writing a one to this bit clears the READY interrupt enable.

This bit will read as the current value of the READY interrupt enable.



20.8.5 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x10 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
							ERROR	READY	
Access	R	R	R	R	R	R	R/W	R/W	-
Reset	0	0	0	0	0	0	0	0	

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ERROR: Error Interrupt Enable

Writing a zero to this bit has no effect.

Writing a one to this bit sets the ERROR interrupt enable.

This bit will read as the current value of the ERROR interrupt enable.

Bit 0 – READY: NVM Ready Interrupt Enable

Writing a zero to this bit has no effect.

Writing a one to this bit sets the READY interrupt enable.

This bit will read as the current value of the READY interrupt enable.



20.8.6 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x14 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0	
							ERROR	READY	
Access	R	R	R	R	R	R	R/W	R	
Reset	0	0	0	0	0	0	0	0	

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ERROR: Error

This flag is set on the occurrence of an NVME, LOCKE or PROGE error.

0: No errors have been received since the last clear.

1: At least one error has occurred since the last clear.

This bit can be cleared by writing a one to its bit location.

Bit 0 – READY: NVM Ready

0: The NVM controller is busy programming or erasing.

1: The NVM controller is ready to accept a new command.



20.8.7 Status

 Name:
 STATUS

 Offset:
 0x18

 Reset:
 0x0X00

Property: -

Bit	15	14	13	12	11	10	9	8
								SB
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	X
Bit	7	6	5	4	3	2	1	0
				NVME	LOCKE	PROGE	LOAD	PRM
Access	R	R	R	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

Bits 15:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – SB: Security Bit Status

0: The Security bit is inactive.

1: The Security bit is active.

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – NVME: NVM Error

0: No programming or erase errors have been received from the NVM controller since this bit was last cleared.

1: At least one error has been registered from the NVM Controller since this bit was last cleared.

This bit can be cleared by writing a one to its bit location.

Bit 3 – LOCKE: Lock Error Status

0: No programming of any locked lock region has happened since this bit was last cleared.

1: Programming of at least one locked lock region has happened since this bit was last cleared.

This bit can be cleared by writing a one to its bit location.

Bit 2 – PROGE: Programming Error Status

0: No invalid commands or bad keywords were written in the NVM Command register since this bit was last cleared.

1: An invalid command and/or a bad keyword was/were written in the NVM Command register since this bit was last cleared.

This bit can be cleared by writing a one to its bit location.

Bit 1 – LOAD: NVM Page Buffer Active Loading

This bit indicates that the NVM page buffer has been loaded with one or more words. Immediately after an NVM load has been performed, this flag is set, and it remains set until a page write or a page buffer clear (PBCLR) command is given.



This bit can be cleared by writing a one to its bit location.

• Bit 0 - PRM: Power Reduction Mode

This bit indicates the current NVM power reduction state. The NVM block can be set in power reduction mode in two ways: through the command interface or automatically when entering sleep with SLEEPPRM set accordingly. PRM can be cleared in three ways: through AHB access to the NVM block, through the command interface (SPRM and CPRM) or when exiting sleep with SLEEPPRM set accordingly.

- 0: NVM is not in power reduction mode.
- 1: NVM is in power reduction mode.



20.8.8 Address

Name: ADDR
Offset: 0x1C

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24		
Access	R	R	R	R	R	R	R	R		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
					ADDR	[21:16]				
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				ADDR	R[15:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
			ADDR[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

• Bits 31:22 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 21:0 – ADDR[21:0]: NVM Address

ADDR drives the hardware (16-bit) address to the NVM when a command is executed using CMDEX. 8-bit addresses must be shifted one bit to the right before writing to this register.

This register is automatically updated when writing to the page buffer, and can also be manually written. This register holds the address offset for the section addressed.



20.8.9 Lock Section

Name: LOCK
Offset: 0x20
Reset: -

Property: -

Bit	15	14	13	12	11	10	9	8				
	LOCK[15:8]											
Access	R	R	R	R	R	R	R	R				
Reset	0	0	0	0	0	0	0	0				
Bit	7	6	5	4	3	2	1	0				
	LOCK[7:0]											
Access	R	R	R	R	R	R	R	R				
Reset	0	0	0	0	0	0	0	0				

• Bits 15:0 - LOCK[15:0]: Region Lock Bits

In order to set or clear these bits, the CMD register must be used.

0: The corresponding lock region is locked.

1: The corresponding lock region is not locked.



21. PORT

21.1 Overview

The Port (PORT) controls the I/O pins of the microcontroller. The I/O pins are organized in a series of groups, collectively referred to as a line bundle, and each group can have up to 32 pins that can be configured and controlled individually or as a group. Each pin may either be used for general-purpose I/O under direct application control or assigned to an embedded device peripheral. When used for general-purpose I/O, each pin can be configured as input or output, with highly configurable driver and pull settings.

All I/O pins have true read-modify-write functionality when used for general-purpose I/O; the direction or the output value of one or more pins may be changed (set, reset or toggled) without unintentionally changing the state of any other pins in the same line bundle via a single, atomic 8-, 16- or 32-bit write.

The PORT is connected to the high-speed bus matrix through an AHB/APB bridge. The Pin Direction, Data Output Value and Data Input Value registers may also be accessed using the low-latency CPU local bus (IOBUS; ARM® single-cycle I/O port).


21.2 Features

- Selectable input and output configuration individually for each pin
- Software-controlled multiplexing of peripheral functions on I/O pins
- Flexible pin configuration through a dedicated Pin Configuration register
- Configurable output driver and pull settings:
 - Totem-pole (push-pull)
 - Pull configuration
- Configurable input buffer and pull settings:
 - Internal pull-up or pull-down
 - Input sampling criteria
 - Input buffer can be disabled if not needed for lower power consumption
- Read-modify-write support for pin configuration, output value and pin direction



21.3 Block Diagram

Figure 21-1. PORT Block Diagram



21.4 Signal Description

Signal Name	Туре	Description
Рху	Digital I/O	General-purpose I/O pin y

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

21.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

21.5.1 I/O Lines

The I/O lines of the PORT are mapped to pins of the physical device package according to a simple naming scheme. Each line bundle of up to 32 pins is assigned a letter identifier, starting with A, that monotonically increases through the alphabet for each subsequent line bundle. Within each line bundle, each pin is assigned a numerical identifier according to its bit position.

The resulting PORT pins are mapped as Pxy, where x=A, B, C,... and y=00, 01, ..., 31 to uniquely identify each pin in the device, e.g., PA24, PC03, etc.

Each pin may have one or more peripheral multiplexer settings, which allow the pad to be routed internally to a dedicated peripheral function. When enabled, the selected peripheral is given control over the output state of the pad, as well as the ability to read the current physical pad state. Refer to "I/O Multiplexing and Considerations" on page 11 for details.

Device-specific configurations may result in some pins (and the corresponding Pxy pin) not being implemented.



21.5.2 Power Management

During reset, all PORT lines are configured as inputs with input buffers, output buffers and pull disabled.

If the PORT peripheral is shut down, the latches contained in the pad will retain their current configuration, such as the output value and pull settings. However, the PORT configuration registers and input synchronizers will lose their contents, and these will not be restored when PORT is powered up again. The user must, therefore, reconfigure the PORT peripheral at power up to ensure it is in a well-defined state before use.

The PORT will continue to operate in any sleep mode where the selected module source clock is running.

21.5.3 Clocks

The PORT bus clock (CLK_PORT_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_PORT_APB can be found in the Peripheral Clock Masking section in the "PM – Power Manager" on page 102.

The PORT is fed by two different clocks: a CPU main clock, which allows the CPU to access the PORT through the low-latency CPU local bus (IOBUS), and an APB clock, which is a divided clock of the CPU main clock and allows the CPU to access the PORT registers through the high-speed matrix and the AHB/APB bridge.

IOBUS accesses have priority over APB accesses. The latter must insert wait states in the event of concurrent PORT accesses.

The PORT input synchronizers use the CPU main clock so that the resynchronization delay is minimized with respect to the APB clock.

21.5.4 DMA

Not applicable.

21.5.5 Interrupts

Not applicable.

21.5.6 Events

Not applicable.

21.5.7 Debug Operation

When the CPU is halted in debug mode, the PORT continues normal operation. If the PORT is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

21.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC).

Write-protection is denoted by the Write-Protected property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

21.5.9 Analog Connections

Analog functions are connected directly between the analog blocks and the I/O pads using analog buses. However, selecting an analog peripheral function for a given pin will disable the corresponding digital features of the pad.

21.5.10 CPU Local Bus

The CPU local bus (IOBUS) is an interface that connects the CPU directly to the PORT. It is a single-cycle bus interface, and does not support wait states. It supports byte, half word and word sizes.




The CPU accesses the PORT module through the IOBUS when it performs read or write from address 0x60000000. The PORT register map is equivalent to the one described in the register description section.

This bus is generally used for low latency. The Data Direction (DIR - refer to DIR) and Data Output Value (OUT - refer to OUT) registers can be read, written, set, cleared or toggled using this bus, and the Data Input Value (IN - refer to IN) registers can be read.

Since the IOBUS cannot wait for IN register resynchronization, the Control register (CTRL - refer to CTRL) must be configured to enable continuous sampling of all pins that will need to be read via the IOBUS to prevent stale data from being read.

21.6 Functional Description

Figure 21-2. Overview of the PORT



21.6.1 Principle of Operation

The I/O pins of the device are controlled by reads and writes of the PORT peripheral registers. For each port pin, a corresponding bit in the Data Direction (DIR - refer to DIR) and Data Output Value (OUT - refer to OUT) registers are used to enable that pin as an output and to define the output state.

The direction of each pin in a port bundle is configured via the DIR register. If a bit in DIR is written to one, the corresponding pin is configured as an output pin. If a bit in DIR is written to zero, the corresponding pin is configured as an input pin.

When the direction is set as output, the corresponding bit in the OUT register is used to set the level of the pin. If bit y of OUT is written to one, pin y is driven high. If bit y of OUT is written to zero, pin y is driven low.

Additional pin configuration can be set by writing to the Pin Configuration (PINCFGy - refer to PINCFG0) registers.

The Data Input Value bit (IN - refer to IN) is used to read the port pin with resynchronization to the PORT clock. By default, these input synchronizers are clocked only when an input value read is requested in order to reduce power




consumption. Input value can always be read, whether the pin is configured as input or output, except if digital input is disabled by writing a zero to the INEN bit in the Pin Configuration registers (PINCFGy).

The PORT also allows peripheral functions to be connected to individual I/O pins by writing a one to the corresponding PMUXEN bit in the PINCFGy registers and by writing the chosen selection to the Peripheral Multiplexing registers (PMUXn - refer to PMUX0) for that pin. This will override the connection between the PORT and that I/O pin, and connect the selected peripheral line bundle to the pad instead of the PORT line bundle.

Each group of up to 32 pins is controlled by a set of registers, as described in Figure 21-3. This set of registers is duplicated for each group of pins, with increasing base addresses.

Figure 21-3. Overview of the Peripheral Functions Multiplexing



21.6.2 Basic Operation

21.6.2.1 Initialization

After reset, all standard-function device I/O pads are connected to the PORT with outputs tri-stated and input buffers disabled, even if no clocks are running. Specific pins, such as the ones used for connection to a debugger, may be configured differently, as required by their special function.

21.6.3 Basic Operation

Each I/O pin y can be configured and accessed by reading or writing PORT registers. Because PORT registers are grouped into sets of registers for each group of up to 32 pins, the base address of the register set for pin y is at byte address PORT + (y / 32) * 0x80. (y / 32) will be used as the index within that register set.

To use pin y as an output, configure it as output by writing the (y / 32) bit in the DIR register to one. To avoid disturbing the configuration of other pins in that group, this can also be done by writing the (y / 32) bit in the DIRSET register to one. The desired output value can be set by writing the (y / 32) bit to that value in register OUT.

Similarly, writing an OUTSET bit to one will set the corresponding bit in the OUT register to one, while writing an OUTCLR bit to one will set it to zero, and writing an OUTTGL bit to one will toggle that bit in OUT.

To use pin y as an input, configure it as input by writing the (y / 32) bit in the DIR register to zero. To avoid disturbing the configuration of other pins in that group, this can also be done by writing the (y / 32) bit in DIRCLR register to one. The



desired input value can be read from the (y / 32) bit in register IN as soon as the INEN bit in the Pin Configuration register (PINCFGy) is written to one. Refer to "I/O Multiplexing and Considerations" on page 11 for details on pin configuration.

By default, the input synchronizer is clocked only when an input read is requested, which will delay the read operation by two CLK_PORT cycles. To remove that delay, the input synchronizers for each group of eight pins can be configured to be always active, but this comes at the expense of higher power consumption. This is controlled by writing a one to the corresponding SAMPLINGn bit group of the CTRL register, where n = (y / 32) / 8.

To use pin y as one of the available peripheral functions for that pin, configure it by writing a one to the corresponding PMUXEN bit of the PINCFGy register. The PINCFGy register for pin y is at byte offset (PINCFG0 + (y / 32)).

The peripheral function can be selected by writing to the PMUXO or PMUXE bit group in the PMUXn register. The PMUXO/PMUXE bit group is at byte offset (PMUX0 + (y / 32) / 2), in bits 3:0 if y is even and in bits 7:4 if y is odd.

The chosen peripheral must also be configured and enabled.

21.6.4 I/O Pin Configuration

The Pin Configuration register (PINCFGy) is used for additional I/O pin configuration. A pin can be set in a totem-pole, open-drain or pull configuration.

Because pull configuration is done through the Pin Configuration register, all intermediate PORT states during switching of pin direction and pin values are avoided.

The I/O pin configurations are described further in this chapter, and summarized in Table 21-1.

21.6.4.1 Pin Configurations Summary

Table 21-1. Pin Configurations Summary

DIR	INEN	PULLEN	OUT	Configuration
0	0	0	Х	Reset or analog I/O; all digital disabled
0	0	1	0	Pull-down; input disabled
0	0	1	1	Pull-up; input disabled
0	1	0	X	Input
0	1	1	0	Input with pull-down
0	1	1	1	Input with pull-up
1	0	X	X	Output; input disabled
1	1	X	X	Output; input enabled



21.6.4.2 Input Configuration

Figure 21-4. I/O Configuration - Standard Input





Figure 21-5. I/O Configuration - Input with Pull



Note that when pull is enabled, the pull value is defined by the OUTx value.

21.6.4.3 Totem-Pole Output

When configured for totem-pole (push-pull) output, the pin is driven low or high according to the corresponding bit setting in the OUT register. In this configuration, there is no current limitation for sink or source other than what the pin is capable of. If the pin is configured for input, the pin will float if no external pull is connected. Note, that enabling the output driver automatically disables pull.

Figure 21-6. I/O Configuration - Totem-Pole Output with Disabled Input






Figure 21-7. I/O Configuration - Totem-Pole Output with Enabled Input






Figure 21-8. I/O Configuration - Output with Pull



21.6.4.4 Digital Functionality Disabled

Figure 21-9. I/O Configuration - Reset or Analog I/O: Digital Output, Input and Pull Disabled





21.7 Register Summary

The I/O pins are organized in groups with up to 32 pins. Group 0 consists of the PA pins, group 1 the PB pins, etc. Each group has its own set of registers. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, while the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.

Table 21-2. Register Summary

Officet	Nama	Bit	
Offset	Name	Pos.	DIDIZ-01
0x00		7:0	DIR[7:0]
0x01	DIR	15:8	DIR[15:8]
0x02		23:16	DIR[23:16]
0x03		31:24	DIR[31:24]
0x04		7:0	DIRCLR[7:0]
0x05	DIRCLR	15:8	DIRCLR[15:8]
0x06		23:16	DIRCLR[23:16]
0x07		31:24	DIRCLR[31:24]
80x0		7:0	DIRSET[7:0]
0x09	DIRSET	15:8	DIRSET[15:8]
0x0A	5.1102.	23:16	DIRSET[23:16]
0x0B		31:24	DIRSET[31:24]
0x0C		7:0	DIRTGL[7:0]
0x0D	DIDTCI	15:8	DIRTGL[15:8]
0x0E	DIRTGL	23:16	DIRTGL[23:16]
0x0F		31:24	DIRTGL[31:24]
0x10		7:0	OUT[7:0]
0x11	0.17	15:8	OUT[15:8]
0x12	OUT	23:16	OUT[23:16]
0x13		31:24	OUT[31:24]
0x14		7:0	OUTCLR[7:0]
0x15		15:8	OUTCLR[15:8]
0x16	OUTCLR	23:16	OUTCLR[23:16]
0x17		31:24	OUTCLR[31:24]
0x18		7:0	OUTSET[7:0]
0x19		15:8	OUTSET[15:8]
0x1A	OUTSET	23:16	OUTSET[23:16]
0x1B		31:24	OUTSET[31:24]
0x1C		7:0	OUTTGL[7:0]
0x1D		15:8	OUTTGL[15:8]
0x1E	OUTTGL	23:16	OUTTGL[23:16]
0x1F		31:24	OUTTGL[31:24]
0x20		7:0	IN[7:0]
0x21		15:8	IN[15:8]
0x21	IN	23:16	IN[23:16]
0x22		31:24	IN[31:24]
0x23		7:0	SAMPLING[7:0]
0x25	CTRL	15:8	SAMPLING[15:8]
0x26		23:16	SAMPLING[23:16]
0x27		31:24	SAMPLING[31:24]



Offset	Name	Bit Pos.									
0x28		7:0		ı		PINMA	SK[7:0]				
0x29	MECONEIO	15:8				PINMA	SK[15:8]				
0x2A	WRCONFIG	23:16		DRVSTR				PULLEN	INEN	PMUXEN	
0x2B		31:24	HWSEL	WRPINCFG		WRPMUX		PMU	X[3:0]		
0x2C 0x2F	Reserved										
0x30	PMUX0	7:0		PMU	(O[3:0]			PMUX	Œ[3:0]		
0x31	PMUX1	7:0		PMUX	(O[3:0]		PMUXE[3:0]				
0x3F	PMUX15	7:0		PMU	(O[3:0]			PMUX	Œ[3:0]		
0x40	PINCFG0	7:0		DRVSTR				PULLEN	INEN	PMUXEN	
0x41	PINCFG1	7:0		DRVSTR				PULLEN	INEN	PMUXEN	
0x5F	PINCFG31	7:0		DRVSTR				PULLEN	INEN	PMUXEN	
0x60 0x7F	Reserved										
0x80 0x17D					repeated 2	2 times from DIR					



21.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 365 for details.



21.8.1 Data Direction

Name: DIR

Offset: 0x00+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
				DIR[3	31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DIR[2	23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DIR	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:0 - DIR[31:0]: Port Data Direction

These bits set the data direction for the individual I/O pins in the PORT group.

0: The corresponding I/O pin in the group is configured as an input.

1: The corresponding I/O pin in the group is configured as an output.



21.8.2 Data Direction Clear

This register allows the user to set one or more I/O pins as an input, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Direction (DIR), Data Direction Toggle (DIRTGL) and Data Direction Set (DIRSET) registers.

Name: DIRCLR

Offset: 0x04+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
				DIRCLE	R[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DIRCLE	R[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				DIRCL	R[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DIRCL	.R[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – DIRCLR[31:0]: Port Data Direction Clear

0: The I/O pin direction is cleared.

1: The I/O pin direction is set.

Writing a zero to a bit has no effect.

Writing a one to a bit will clear the corresponding bit in the DIR register, which configures the I/O pin as an input.



21.8.3 Data Direction Set

This register allows the user to set one or more I/O pins as an output, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Direction (DIR), Data Direction Toggle (DIRTGL) and Data Direction Clear (DIRCLR) registers.

Name: DIRSET

Offset: 0x08+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24		
				DIRSE	Γ[31:24]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
		DIRSET[23:16]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				DIRSE	T[15:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
				DIRSE	ET[7:0]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

Bits 31:0 – DIRSET[31:0]: Port Data Direction Set

0: The I/O pin direction is cleared.

1: The I/O pin direction is set.

Writing a zero to a bit has no effect.

Writing a one to a bit will set the corresponding bit in the DIR register, which configures the I/O pin as an output.



21.8.4 Data Direction Toggle

This register allows the user to toggle the direction of one or more I/O pins, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Direction (DIR), Data Direction Set (DIRSET) and Data Direction Clear (DIRCLR) registers.

Name: DIRTGL

Offset: 0x0C+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
				DIRTG	L[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DIRTG	L[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Dit		17	10			10		
				DIRTG	L[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DIRTO	GL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – DIRTGL[31:0]: Port Data Direction Toggle

0: The I/O pin direction is cleared.

1: The I/O pin direction is set.

Writing a zero to a bit has no effect.

Writing a one to a bit will toggle the corresponding bit in the DIR register, which reverses the direction of the I/O pin.



21.8.5 Data Output Value

This register sets the data output drive value for the individual I/O pins in the PORT.

Name: OUT

Offset: 0x10+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
				OUT[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				OUT[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				OUT	[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				TUO	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – OUT[31:0]: Port Data Output Value

These bits set the logical output drive level of I/O pins configured as outputs via the Data Direction register (DIR). For pins configured as inputs via the Data Direction register (DIR) with pull enabled via the Pull Enable register (PULLEN), these bits will set the input pull direction.

0: The I/O pin output is driven low, or the input is connected to an internal pull-down.

1: The I/O pin output is driven high, or the input is connected to an internal pull-up.



21.8.6 Data Output Value Clear

This register allows the user to set one or more output I/O pin drive levels low, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Output Value (OUT), Data Output Value Toggle (OUTTGL) and Data Output Value Set (OUTSET) registers.

Name: OUTCLR

Offset: 0x14+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
				OUTCL	R[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Dit.					R[23:16]			
				OUTCL	11[25.10]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				OUTCL	.R[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				OUTC	LR[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – OUTCLR[31:0]: Port Data Output Value Clear

0: The I/O pin output is driven low.

1: The I/O pin output is driven high.

Writing a zero to a bit has no effect.

Writing a one to a bit will clear the corresponding bit in the OUT register, which sets the output drive level low for I/O pins configured as outputs via the Data Direction register (DIR). For pins configured as inputs via the Data Direction register (DIR) with pull enabled via the Pull Enable register (PULLEN), these bits will set the input pull direction to an internal pull-down.



21.8.7 Data Output Value Set

This register allows the user to set one or more output I/O pin drive levels high, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Output Value (OUT), Data Output Value Toggle (OUTTGL) and Data Output Value Clear (OUTCLR) registers.

Name: OUTSET

Offset: 0x18+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
	OUTSET[31:24]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				OUTSE	T[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	OUTSET[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	OUTSET[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – OUTSET[31:0]: Port Data Output Value Set

0: The I/O pin output is driven low.

1: The I/O pin output is driven high.

Writing a zero to a bit has no effect.

Writing a one to a bit will set the corresponding bit in the OUT register, which sets the output drive level high for I/O pins configured as outputs via the Data Direction register (DIR). For pins configured as inputs via the Data Direction register (DIR) with pull enabled via the Pull Enable register (PULLEN), these bits will set the input pull direction to an internal pull-up.



21.8.8 Data Output Value Toggle

This register allows the user to toggle the drive level of one or more output I/O pins, without doing a read-modify-write operation. Changes in this register will also be reflected in the Data Output Value (OUT), Data Output Value Set (OUTSET) and Data Output Value Clear (OUTCLR) registers.

Name: OUTTGL

Offset: 0x1C+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
	OUTTGL[31:24]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				OUTTG	L[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	OUTTGL[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	OUTTGL[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:0 – OUTTGL[31:0]: Port Data Output Value Toggle

0: The I/O pin output is driven low.

1: The I/O pin output is driven high.

Writing a zero to a bit has no effect.

Writing a one to a bit will toggle the corresponding bit in the OUT register, which inverts the output drive level for I/O pins configured as outputs via the Data Direction register (DIR). For pins configured as inputs via the Data Direction register (DIR) with pull enabled via the Pull Enable register (PULLEN), these bits will toggle the input pull direction.



21.8.9 Data Input Value

Name: IN

Offset: 0x20+x*0x80 [x=0..2]

Reset: 0x00000000

Property:

Bit	31	30	29	28	27	26	25	24
	IN[31:24]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				IN[2	3:16]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				IN[1	5:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	IN[7:0]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:0 - IN[31:0]: Port Data Input Value

These bits are cleared when the corresponding I/O pin input sampler detects a logical low level on the input pin. These bits are set when the corresponding I/O pin input sampler detects a logical high level on the input pin.



21.8.10 Control

Name: CTRL

Offset: 0x24+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
	SAMPLING[31:24]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	SAMPLING[23:16]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	SAMPLING[15:8]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	SAMPLING[7:0]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – SAMPLING[31:0]: Input Sampling Mode

Configures the input sampling functionality of the I/O pin input samplers for pins configured as inputs via the Data Direction register (DIR).

- 0: The I/O pin input synchronizer is disabled.
- 1: The I/O pin input synchronizer is enabled.

The input samplers are enabled and disabled in sub-groups of eight. Thus, if any pins within a byte request continuous sampling, all pins in that eight pin sub-group will be continuously sampled.



21.8.11 Write Configuration

This write-only register is used to configure several pins simultaneously with the same configuration and/or peripheral multiplexing.

In order to avoid the side effect of non-atomic access, 8-bit or 16-bit writes to this register will have no effect. Reading this register always returns zero.

Name: WRCONFIG

Offset: 0x28+x*0x80 [x=0..2]

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
	HWSEL	WRPINCFG		WRPMUX		PMU	K[3:0]	
Access	W	W	R	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
5								4.0
Bit	23	22	21	20	19	18	17	16
		DRVSTR				PULLEN	INEN	PMUXEN
Access	R	W	R	R	R	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				PINMAS	SK[15:8]			
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				PINMA	SK[7:0]			
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0

Bit 31 – HWSEL: Half-Word Select

This bit selects the half-word field of a 32-pin group to be reconfigured in the atomic write operation.

- 0: The lower 16 pins of the PORT group will be configured.
- 1: The upper 16 pins of the PORT group will be configured.

This bit will always read as zero.

Bit 30 – WRPINCFG: Write PINCFG

This bit determines whether the atomic write operation will update the Pin Configuration register (PINCFGy) or not for all pins selected by the WRCONFIG.PINMASK and WRCONFIG.HWSEL bits.

- 0: The PINCFGy registers of the selected pins will not be updated.
- 1: The PINCFGy registers of the selected pins will be updated.

Writing a zero to this bit has no effect.



Writing a one to this bit updates the configuration of the selected pins with the written WRCONFIG.DRVSTR, WRCONFIG.SLEWLIM, WRCONFIG.ODRAIN, WRCONFIG.PULLEN, WRCONFIG.INEN, WRCONFIG.PMUXEN and WRCONFIG.PINMASK values.

This bit will always read as zero.

Bit 29 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 28 – WRPMUX: Write PMUX

This bit determines whether the atomic write operation will update the Peripheral Multiplexing register (PMUXn) or not for all pins selected by the WRCONFIG.PINMASK and WRCONFIG.HWSEL bits.

0: The PMUXn registers of the selected pins will not be updated.

1: The PMUXn registers of the selected pins will be updated.

Writing a zero to this bit has no effect.

Writing a one to this bit updates the pin multiplexer configuration of the selected pins with the written WRCON-FIG.PMUX value.

This bit will always read as zero.

Bits 27:24 – PMUX[3:0]: Peripheral Multiplexing

These bits determine the new value written to the Peripheral Multiplexing register (PMUXn) for all pins selected by the WRCONFIG.PINMASK and WRCONFIG.HWSEL bits, when the WRCONFIG.WRPMUX bit is set.

These bits will always read as zero.

Bit 23 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 22 – DRVSTR: Output Driver Strength Selection

This bit determines the new value written to PINCFGy.DRVSTR for all pins selected by the WRCONFIG.PINMASK and WRCONFIG.HWSEL bits the WRCONFIG.WRPINCFG bit is set.

This bit will always read as zero.

Bits 21:19 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 18 – PULLEN: Pull Enable

This bit determines the new value written to PINCFGy.PULLEN for all pins selected by the WRCONFIG.PINMASK and WRCONFIG.HWSEL bits when the WRCONFIG.WRPINCFG bit is set.

This bit will always read as zero.

Bit 17 – INEN: Input Enable

This bit determines the new value written to PINCFGy.DRVSTR for all pins selected by the WRCONFIG.PINMASK and WRCONFIG.HWSEL bits when the WRCONFIG.WRPINCFG bit is set.

This bit will always read as zero.

• Bit 16 - PMUXEN: Peripheral Multiplexer Enable

This bit determines the new value written to PINCFGy.PMUXEN for all pins selected by the WRCONFIG.PIN-MASK and WRCONFIG.HWSEL bits when the WRCONFIG.WRPINCFG bit is set.

This bit will always read as zero.

Bits 15:0 – PINMASK[15:0]: Pin Mask for Multiple Pin Configuration

These bits select the pins to be configured within the half-word group selected by the WRCONFIG.HWSEL bit.

0: The configuration of the corresponding I/O pin in the half-word group will be left unchanged.



1: The configuration of the corresponding I/O pin in the half-word pin group will be updated. These bits will always read as zero.



21.8.12 Peripheral Multiplexing n

There are up to 16 Peripheral Multiplexing registers in each group, one for every set of two subsequent I/O lines. The n denotes the number of the set of I/O lines, while the m denotes the number of the group.

Name: PMUXn

Offset: 0x30+n*0x1 [n=0..15]+x*0x80 [x=0..2]

Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	PMUXO[3:0]				PMUXE[3:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – PMUXO[3:0]: Peripheral Multiplexing Odd

These bits select the peripheral function for odd-numbered pins (2*n + 1) of a PORT group, if the corresponding PINCFGy.PMUXEN bit is one.

Not all possible values for this selection may be valid. For more details, refer to "I/O Multiplexing and Considerations" on page 11.

Table 21-3. Peripheral Multiplexing Odd

PMUXO[3:0]	Name	Description
0x0	А	Peripheral function A selected
0x1	В	Peripheral function B selected
0x2	С	Peripheral function C selected
0x3	D	Peripheral function D selected
0x4	E	Peripheral function E selected
0x5	F	Peripheral function F selected
0x6	G	Peripheral function G selected
0x7	Н	Peripheral function H selected
0x8-0xF		Reserved

Bits 3:0 – PMUXE[3:0]: Peripheral Multiplexing Even

These bits select the peripheral function for even-numbered pins (2*n) of a PORT group, if the corresponding PINCFGy.PMUXEN bit is one.

Not all possible values for this selection may be valid. For more details, refer to "I/O Multiplexing and Considerations" on page 11.



Table 21-4. Peripheral Multiplexing Even

PMUXE[3:0]	Name	Description
0x0	Α	Peripheral function A selected
0x1	В	Peripheral function B selected
0x2	С	Peripheral function C selected
0x3	D	Peripheral function D selected
0x4	E	Peripheral function E selected
0x5	F	Peripheral function F selected
0x6	G	Peripheral function G selected
0x7	Н	Peripheral function H selected
0x8-0xF		Reserved



21.8.13 Pin Configuration n

There are up to 32 Pin Configuration registers in each group, one for each I/O line. The y denotes the number of the I/O line, while the x denotes the number of the group.

Name: PINCFGn

Offset: 0x40+n*0x1 [n=0..31]+x*0x80 [x=0..2]

Reset: 0x00

Property: Write-Protected



Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 6 – DRVSTR: Output Driver Strength Selection

This bit controls the output driver strength of an I/O pin configured as an output.

0: Pin drive strength is set to normal drive strength.

1: Pin drive strength is set to stronger drive strength.

Bits 5:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – PULLEN: Pull Enable

This bit enables the internal pull-up or pull-down resistor of an I/O pin configured as an input.

0: Internal pull resistor is disabled, and the input is in a high-impedance configuration.

1: Internal pull resistor is enabled, and the input is driven to a defined logic level in the absence of external input.

Bit 1 – INEN: Input Enable

This bit controls the input buffer of an I/O pin configured as either an input or output.

0: Input buffer for the I/O pin is disabled, and the input value will not be sampled.

1: Input buffer for the I/O pin is enabled, and the input value will be sampled when required.

Writing a zero to this bit disables the input buffer completely, preventing read-back of the physical pin state when the pin is configured as either an input or output.

• Bit 0 - PMUXEN: Peripheral Multiplexer Enable

This bit enables or disables the peripheral multiplexer selection set in the Peripheral Multiplexing register (PMUXn) to enable or disable alternative peripheral control over an I/O pin direction and output drive value.

- 0: The peripheral multiplexer selection is disabled, and the PORT registers control the direction and output drive value.
- 1: The peripheral multiplexer selection is enabled, and the selected peripheral controls the direction and output drive value.

Writing a zero to this bit allows the PORT to control the pad direction via the Data Direction register (DIR) and output drive value via the Data Output Value register (OUT). The peripheral multiplexer value in PMUXn is ignored.

Writing a one to this bit enables the peripheral selection in PMUXn to control the pad. In this configuration, the physical pin state may still be read from the Data Input Value register (IN) if PINCFGy.INEN is set.



22. EVSYS - Event System

22.1 Overview

The Event System (EVSYS) allows autonomous, low-latency and configurable communication between peripherals.

Several peripherals can be configured to emit and/or respond to signals known as events. The exact condition to generate an event, or the action taken upon receiving an event, is specific to each module. Peripherals that respond to events are called event users. Peripherals that emit events are called event generators. A peripheral can have one or more event generators and can have one or more event users.

Communication is made without CPU intervention and without consuming system resources such as bus or RAM bandwidth. This reduces the load on the CPU and other system resources, compared to a traditional interrupt-based system.


22.2 Features

- System for direct peripheral-to-peripheral communication and signaling
- 12 configurable event channels, where each channel can:
 - Be connected to any event generator
 - Provide a pure asynchronous, resynchronized or synchronous path
- 73 event generators
- 29 event users
- Configurable edge detector
- Peripherals can be event generators, event users or both
- SleepWalking and interrupt for operation in low-power modes
- Software event generation
- Each event user can choose which channel to listen to



22.3 Block Diagram

Figure 22-1. Event System Block Diagram



22.4 Signal Description

Not applicable.

22.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

22.5.1 I/O Lines

Not applicable.

22.5.2 Power Management

The EVSYS can be used to wake up the CPU from all sleep modes, even if the clock used by the EVSYS channel and the EVSYS bus clock are disabled. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

In all power save modes where the clock for the EVSYS is stopped, the device can wake up the EVSYS clock.

Some event generators can generate an event when the system clock is stopped. The generic clock (GCLK_EVSYS_x) for this channel will be restarted if the channel uses a synchronized path or a resynchronized path, without waking the system from sleep. The clock remains active only as long as necessary to handle the event. After the event has been handled, the clock will be turned off and the system will remain in the original sleep mode. This is known as SleepWalking. When an asynchronous path is used, there is no need for the clock to be activated for the event to be propagated to the user.

On a software reset, all registers are set to their reset values and any ongoing events are canceled.



22.5.3 Clocks

The EVSYS bus clock (CLK_EVSYS_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_EVSYS_APB can be found in the Peripheral Clock Masking section in "PM – Power Manager" on page 102.

Each EVSYS channel has a dedicated generic clock (GCLK_EVSYS_x). These are used for detection and propagation of events for each channel. These clocks must be configured and enabled in the generic clock controller before using the EVSYS. Refer to "Enabling a Generic Clock" on page 84 for details.

22.5.4 DMA

Not applicable.

22.5.5 Interrupts

The interrupt request line is connected to the interrupt controller. Using the EVSYS interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

22.5.6 Events

Not applicable.

22.5.7 Debug Operation

When the CPU is halted in debug mode, the EVSYS continues normal operation. If the EVSYS is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

22.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following register:

Interrupt Flag Status and Clear register (INTFLAG)

Write-protection is denoted by the Write-Protected property in the register description.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

22.5.9 Analog Connections

Not applicable.

22.6 Functional Description

22.6.1 Principle of Operation

Event users are connected to multiplexers that have all available event channels as input. The multiplexer must be configured to select one of these channels. The channels can be configured to route signals from any event generator, but cannot be connected to multiple event generators.

22.6.2 Basic Operation

22.6.2.1 Initialization

The peripheral that is to act as event generator should be configured to be able to generate events. The peripheral to act as event user should be configured to handle incoming events.

When this has been done, the event system is ready to be configured. The configuration must follow this order:

- 1. Configure the event user by performing a single 16-bit write to the User Multiplexer register (USER) with:
 - 1.1. The channel to be connected to a user is written to the Channel bit group (USER.CHANNEL)



- 1.2. The user to connect the channel is written to the User bit group (USER.USER)
- 2. Configure the channel by performing a single 32-bit write to the Channel (CHANNEL) register with:
 - 2.1. The channel to be configured is written to the Channel Selection bit group (CHANNEL.CHANNEL)
 - 2.2. The path to be used is written to the Path Selection bit group (CHANNEL.PATH)
 - 2.3. The type of edge detection to use on the channel is written to the Edge Selection bit group (CHANNEL.EDGSEL)
 - 2.4. The event generator to be used is written to the Event Generator bit group (CHANNEL.EVGEN)

22.6.2.2 Enabling, Disabling and Resetting

The EVSYS is always enabled.

The EVSYS is reset by writing a one to the Software Reset bit in the Control register (CTRL.SWRST). All registers in the EVSYS will be reset to their initial state. Refer to the CTRL register for details.


22.6.2.3 User Multiplexer Setup

Each user multiplexer is dedicated to one event user. A user multiplexer receives all event channel outputs and must be configured to select one of these channels. The user must always be configured before the channel is configured. A full list of selectable users can be found in the User Multiplexer register (USER) description. Refer to Table 22-6 for details.

To configure a user multiplexer, the USER register must be written in a single 16-bit write.

It is possible to read out the configuration of a user by first selecting the user by writing to USER.USER using an 8-bit write and then performing a read of the USER register.

Figure 22-2. User MUX



22.6.2.4 Channel Setup

The channel to be used with an event user must be configured with an event generator. The path of the channel should be configured, and when using a synchronous path or resynchronized path, the edge selection should be configured. All these configurations are available in the Channel register (CHANNEL).



To configure a channel, the Channel register must be written in a single 32-bit write.

It is possible to read out the configuration of a channel by first selecting the channel by writing to CHANNEL.CHANNEL using a, 8-bit write, and then performing a read of the CHANNEL register.

Event Generators

The event generator is selected by writing to the Event Generator bit group in the Channel register (CHANNEL.EVGEN).

A full list of selectable generators can be found in the CHANNEL register description. Refer to Table 22-4 for details.


The channels are not connected to any of the event generators (CHANNEL.EVGEN = 0x00) by default.

22.6.2.5 Channel Path

There are three different ways to propagate the event provided by an event generator:

- Asynchronous path
- Synchronous path
- Resynchronized path

Figure 22-3. Channel



The path is selected by writing to the Path Selection bit group in the Channel register (CHANNEL.PATH).

Asynchronous Path

When using the asynchronous path, the events are propagated from the event generator to the event user with no intervention from the event system. This means that if the GCLK_EVSYS_x for the channel used is inactive, the event will still be propagated to the user.

Events propagated in the asynchronous path cannot generate any interrupts, and no channel status bits will indicate the state of the channel. No edge detection is available; this must be handled in the event user.

When the event generator and the event user share the same generic clock, using the asynchronous path will propagate the event with the least amount of latency.



Synchronous Path

The synchronous path should be used when the event generator and the event channel share the same generic clock. If they do not share the same clock, a logic change from the event generator to the event channel might not be detected in the channel, which means that the event will not be propagated to the event user.

When using the synchronous path, the channel is capable of generating interrupts. The channel status bits in the Channel Status register (CHSTATUS) are also updated and available for use.

If the Generic Clocks Request bit in the Control register (CTRL.GCLKREQ) is zero, the channel operates in SleepWalking mode and request the configured generic clock only when an event is to be propagated through the channel. If CTRL.GCLKREQ is one, the generic clock will always be on for the configured channel.

Resynchronized Path

The resynchronized path should be used when the event generator and the event channel do not share the same clock. When the resynchronized path is used, resynchronization of the event from the event generator is done in the channel.

When the resynchronized path is used, the channel is capable of generating interrupts. The channel status bits in the Channel Status register (CHSTATUS) are also updated and available for use.

If the Generic Clocks Request bit in the Control register (CTRL.GCLKREQ) is zero, the channel operates in SleepWalking mode and request the configured generic clock only when an event is to be propagated through the channel. If CTRL.GCLKREQ is one, the generic clock will always be on for the configured channel.

22.6.2.6 Edge Detection

When synchronous or resynchronized paths are used, edge detection must be used. The event system can perform edge detection in three different ways:

- Generate an event only on the rising edge
- Generate an event only on the falling edge
- Generate an event on rising and falling edges.

Edge detection is selected by writing to the Edge Selection bit group in the Channel register (CHANNEL.EDGSEL).

If the generator event is a pulse, the Both Edges method must not be selected. Use the Rising Edge or Falling Edge detection method, depending on the generator event default level.

22.6.2.7 Channel Status

The Channel Status register (CHSTATUS) updates the status of the channels when a synchronous or resynchronized path is in use. There are two different status bits in CHSTATUS for each of the available channels: The CHSTATUS.CHBUSYx bit is set to one if an event on the corresponding channel x has not been handled by all event users connected to that channel.

The CHSTATUS.USRRDYx bit is set to one if all event users connected to the corresponding channel x are ready to handle incoming events on that channel.

22.6.2.8 Software Event

A software event can be initiated on a channel by writing a one to the Software Event bit in the Channel register (CHANNEL.SWEVT) together with the Channel bits (CHANNEL.CHANNEL). This will generate a software event on the selected channel.

The software event can be used for application debugging, and functions like any event generator. To use the software event, the event path must be configured to either a synchronous path or resynchronized path (CHANNEL.PATH = 0x0 or 0x1), edge detection must be configured to rising-edge detection (CHANNEL.EDGSEL= 0x1) and the Generic Clock Request bit must be set to one (CTRL.GCLKREQ=0x1).

22.6.3 Interrupts

The EVSYS has the following interrupt sources:

Overrun Channel x interrupt (INTFLAG)



Event Detected Channel x interrupt (INTFLAG)

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the EVSYS is reset.

See the INTFLAG register for details on how to clear interrupt flags. The EVSYS has one common interrupt request line for all the interrupt sources. The user must read the INTFLAG register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated.

Refer to "Nested Vector Interrupt Controller" on page 23 for details.

22.6.3.1 The Overrun Channel x Interrupt

The Overrun Channel x interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.OVRx) is set and the optional interrupt is generated in the following two cases:

- At least one of the event users on channel x is not ready when a new event occurs
- An event occurs when the previous event on channel x has not yet been handled by all event users

INTFLAG.OVRx will be set when using a synchronous or resynchronized path, but not when using an asynchronous path.

22.6.3.2 The Event Detected Channel x Interrupt

The Event Detected Channel x interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.EVDx) is set when an event coming from the event generator configured on channel x is detected.

INTFLAG.EVDx will be set when using a synchronous and resynchronized path, but not when using an asynchronous path.

22.6.4 Sleep Mode Operation

The EVSYS can generate interrupts to wake up the device from any sleep mode.



22.7 Register Summary

Table 22-1. Register Summary

		Bit								
Offset	Name	Pos.								
0x00	CTRL	7:0				GCLKREQ				SWRST
0x01										
 0x03	Reserved									
0x04		7:0						CHANN	JEI [3:0]	
0x05		15:8						0.17.44	122[0:0]	SWEVT
0x06	CHANNEL	23:16					EVGEN[6:0]			OWEVI
0x07		31:24						EL[1:0]	DATI	1[4.0]
							EDGS		FAII	H[1:0]
80x0	USER	7:0						USER[4:0]		
0x09		15:8						CHANNEL[4:0]		
0x0A	Reserved									
0x0B	Reserved									
0x0C		7:0	USRRDY7	USRRDY6	USRRDY5	USRRDY4	USRRDY3	USRRDY2	USRRDY1	USRRDY0
0x0D	CHSTATUS	15:8	CHBUSY7	CHBUSY6	CHBUSY5	CHBUSY4	CHBUSY3	CHBUSY2	CHBUSY1	CHBUSY0
0x0E		23:16					USRRDY11	USRRDY10	USRRDY9	USRRDY8
0x0F		31:24					CHBUSY11	CHBUSY10	CHBUSY9	CHBUSY8
0x10		7:0	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
0x11	INTENCLR	15:8	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
0x12	INTLINGER	23:16					OVR11	OVR10	OVR9	OVR8
0x13		31:24					EVD11	EVD10	EVD9	EVD8
0x14		7:0	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
0x15	INTENSET	15:8	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
0x16	INTENSET	23:16					OVR11	OVR10	OVR9	OVR8
0x17		31:24					EVD11	EVD10	EVD9	EVD8
0x18		7:0	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
0x19	INITE: AC	15:8	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
0x1A	INTFLAG	23:16					OVR11	OVR10	OVR9	OVR8
0x1B		31:24					EVD11	EVD10	EVD9	EVD8



22.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 392 and "PAC – Peripheral Access Controller" on page 28 for details.



22.8.1 Control

 Name:
 CTRL

 Offset:
 0x00

 Reset:
 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
				GCLKREQ				SWRST	
Access	R	R	R	R/W	R	R	R	W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – GCLKREQ: Generic Clock Requests

This bit is used to determine whether the generic clocks used for the different channels should be on all the time or only when an event needs the generic clock. Events propagated through asynchronous paths will not need a generic clock.

- 0: Generic clock is requested and turned on only if an event is detected.
- 1: Generic clock for a channel is always on.

Bits 3:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – SWRST: Software Reset

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the EVSYS to their initial state.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.



22.8.2 Channel

This register allows the user to configure the channel specified in the CHANNEL bit group. To write to this register, do a single 32-bit write of all the configuration and channel selection data.

To read from this register, first do an 8-bit write to the CHANNEL.CHANNEL bit group specifying the channel configuration to be read, and then read the Channel register (CHANNEL).

Name: CHANNEL

Offset: 0x04

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
					EDGSEL[1:0]		PATH[1:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					EVGEN[6:0]			
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
								SWEVT
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						CHANN	IEL[3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 27:26 - EDGSEL[1:0]: Edge Detection Selection

These bits set the type of edge detection to be used on the channel.

These bits must be written to zero when using the asynchronous path.



Table 22-2. Edge Detection Selection

EDGSEL[1:0]	Name	Description				
0x0	NO_EVT_OUTPUT	No event output when using the resynchronized or synchronous path				
0x1	RISING_EDGE	Event detection only on the rising edge of the signal from the event generator when using the resynchronized or synchronous path				
0x2	FALLING_EDGE	Event detection only on the falling edge of the signal from the event generator when using the resynchronized or synchronous path				
0x3	BOTH_EDGES	Event detection on rising and falling edges of the signal from the event generator when using the resynchronized or synchronous path				

Bits 25:24 – PATH[1:0]: Path Selection

These bits are used to choose the path to be used by the selected channel.

The path choice can be limited by the channel source, see Table 22-6.

Table 22-3. Path Selection

PATH[1:0]	Name	Description
0x0	SYNCHRONOUS	Synchronous path
0x1	RESYNCHRONIZED	Resynchronized path
0x2	ASYNCHRONOUS	Asynchronous path
0x3		Reserved

Bit 23 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 22:16 – EVGEN[6:0]: Event Generator Selection

These bits are used to choose the event generator to connect to the selected channel.



Table 22-4. Event Generator Selection

Value	Event Generator	Description
0x00	NONE	No event generator selected
0x01	RTC CMP0	Compare 0 (mode 0 and 1) or Alarm 0 (mode 2)
0x02	RTC CMP1	Compare 1
0x03	RTC OVF	Overflow
0x04	RTC PER0	Period 0
0x05	RTC PER1	Period 1
0x06	RTC PER2	Period 2
0x07	RTC PER3	Period 3
0x08	RTC PER4	Period 4
0x09	RTC PER5	Period 5
0x0A	RTC PER6	Period 6
0x0B	RTC PER7	Period 7
0x0C	EIC EXTINT0	External Interrupt 0
0x0D	EIC EXTINT1	External Interrupt 1
0x0E	EIC EXTINT2	External Interrupt 2
0x0F	EIC EXTINT3	External Interrupt 3
0x10	EIC EXTINT4	External Interrupt 4
0x11	EIC EXTINT5	External Interrupt 5
0x12	EIC EXTINT6	External Interrupt 6
0x13	EIC EXTINT7	External Interrupt 7
0x14	EIC EXTINT8	External Interrupt 8
0x15	EIC EXTINT9	External Interrupt 9
0x16	EIC EXTINT10	External Interrupt 10
0x17	EIC EXTINT11	External Interrupt 11
0x18	EIC EXTINT12	External Interrupt 12
0x19	EIC EXTINT13	External Interrupt 13
0x1A	EIC EXTINT14	External Interrupt 14
0x1B	EIC EXTINT15	External Interrupt 15
0x1C	Reserved	
0x1D	Reserved	
0x1E	DMAC CH0	Channel 0
0x1F	DMAC CH1	Channel 1



Table 22-4. Event Generator Selection (Continued)

Value	Event Generator	Description
0x20	DMAC CH2	Channel 2
0x21	DMAC CH3	Channel 3
0x22	TCC0 OVF	Overflow
0x23	TCC0 TRG	Trig
0x24	TCC0 CNT	Counter
0x25	TCC0_MCX0	Match/Capture 0
0x26	TCC0_MCX1	Match/Capture 1
0x27	TCC0_MCX2	Match/Capture 2
0x28	TCC0_MCX3	Match/Capture 3
0x29	TCC1 OVF	Overflow
0x2A	TCC1 TRG	Trig
0x2B	TCC1 CNT	Counter
0x2C	TCC1_MCX0	Match/Capture 0
0x2D	TCC1_MCX1	Match/Capture 1
0x2E	TCC2 OVF	Overflow
0x2F	TCC2 TRG	Trig
0x30	TCC2 CNT	Counter
0x31	TCC2_MCX0	Match/Capture 0
0x32	TCC2_MCX1	Match/Capture 1
0x33	TC3 OVF	Overflow/Underflow
0x34	TC3 MC0	Match/Capture 0
0x35	TC3 MC1	Match/Capture 1
0x36	TC4 OVF	Overflow/Underflow
0x37	TC4 MC0	Match/Capture 0
0x38	TC4 MC1	Match/Capture 1
0x39	TC5 OVF	Overflow/Underflow
0x3A	TC5 MC0	Match/Capture 0
0x3B	TC5 MC1	Match/Capture 1
0x3C	TC6 OVF	Overflow/Underflow
0x3D	TC6 MC0	Match/Capture 0
0x3E	TC6 MC1	Match/Capture 1
0x3F	TC7 OVF	Overflow/Underflow
0x40	TC7 MC0	Match/Capture 0



Table 22-4. Event Generator Selection (Continued)

Value	Event Generator	Description
0x41	TC7 MC1	Match/Capture 1
0x42	ADC RESRDY	Result Ready
0x43	ADC WINMON	Window Monitor
0x44	AC COMP0	Comparator 0
0x45	AC COMP1	Comparator 1
0x46	AC WIN0	Window 0
0x47	DAC EMPTY	Data Buffer Empty
0x48	PTC EOC	End of Conversion
0x49	PTC WCOMP	Window Comparator
0x4A-0x7F	Reserved	

Bits 15:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – SWEVT: Software Event

This bit is used to insert a software event on the channel selected by the CHANNEL.CHANNEL bit group.

This bit must be written together with CHANNEL.CHANNELusing a 16-bit write.

Writing a zero to this bit has no effect.

Writing a one to this bit will trigger a software event for the corresponding channel.

This bit will always return zero when read.

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:0 – CHANNEL[3:0]: Channel Selection

These bits are used to select the channel to be set up or read from.



22.8.3 User Multiplexer

This register is used to configure a specified event user. To write to this register, do a single 16-bit write of all the configuration and event user selection data.

To read from this register, first do an 8-bit write to the USER.USER bit group specifying the event user configuration to be read, and then read USER.

 Name:
 USER

 Offset:
 0x08

 Reset:
 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
						CHANNEL[4:0]		
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						USER[4:0]		
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 12:8 – CHANNEL[4:0]: Channel Event Selection

These bits are used to select the channel to connect to the event user.

Note that to select channel n, the value (n+1) must be written to the USER.CHANNEL bit group.

Table 22-5. Channel Event Selection

CHANNEL[4:0]	Channel Number
0x0	No Channel Output Selected
0x1-0xC	Channel n-1 selected
0xD-0xFF	Reserved

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 4:0 - USER[4:0]: User Multiplexer Selection

These bits select the event user to be configured with a channel, or the event user to read the channel value from.



Table 22-6. User Multiplexer Selection

USER[7:0]	User Multiplexer	Description	Path Type
0x00	DMAC CH0	Channel 0	Resynchronized path only
0x01	DMAC CH1	Channel 1	Resynchronized path only
0x02	DMAC CH2	Channel 2	Resynchronized path only
0x03	DMAC CH3	Channel 3	Resynchronized path only
0x04	TCC0 EV0		Asynchronous, synchronous and resynchronized paths
0x05	TCC0 EV1		Asynchronous, synchronous and resynchronized paths
0x06	TCC0 MC0	Match/Capture 0	Asynchronous, synchronous and resynchronized paths
0x07	TCC0 MC1	Match/Capture 1	Asynchronous, synchronous and resynchronized paths
0x08	TCC0 MC2	Match/Capture 2	Asynchronous, synchronous and resynchronized paths
0x09	TCC0 MC3	Match/Capture 3	Asynchronous, synchronous and resynchronized paths
0x0A	TCC1 EV0		Asynchronous, synchronous and resynchronized paths
0x0B	TCC1 EV1		Asynchronous, synchronous and resynchronized paths
0x0C	TCC1 MC0	Match/Capture 0	Asynchronous, synchronous and resynchronized paths
0x0D	TCC1 MC1	Match/Capture 1	Asynchronous, synchronous and resynchronized paths
0x0E	TCC2 EV0		Asynchronous, synchronous and resynchronized paths
0x0F	TCC2 EV1		Asynchronous, synchronous and resynchronized paths
0x10	TCC2 MC0	Match/Capture 0	Asynchronous, synchronous and resynchronized paths
0x11	TCC2 MC1	Match/Capture 1	Asynchronous, synchronous and resynchronized paths
0x12	TC3		Asynchronous, synchronous and resynchronized paths
0x13	TC4		Asynchronous, synchronous and resynchronized paths
0x14	TC5		Asynchronous, synchronous and resynchronized paths
0x15	TC6		Asynchronous, synchronous and resynchronized paths
0x16	TC7		Asynchronous, synchronous and resynchronized paths
0x17	ADC START	ADC start conversion	Asynchronous path only
0x18	ADC SYNC	Flush ADC	Asynchronous path only
0x19	AC COMP0	Start comparator 0	Asynchronous path only
0x1A	AC COMP1	Start comparator 1	Asynchronous path only
0x1B	DAC START	DAC start conversion	Asynchronous path only
0x1C	PTC STCONV	PTC start conversion	Asynchronous path only
0x1D-0x1F	Reserved		Reserved



22.8.4 Channel Status

Name: CHSTATUS

Offset: 0x0C

Reset: 0x000F00FF

Property: -

Bit	31	30	29	28	27	26	25	24
					CHBUSY11	CHBUSY10	CHBUSY9	CHBUSY8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					USRRDY11	USRRDY10	USRRDY9	USRRDY8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	1	1	1	1
Bit	15	14	13	12	11	10	9	8
	CHBUSY7	CHBUSY6	CHBUSY5	CHBUSY4	CHBUSY3	CHBUSY2	CHBUSY1	CHBUSY0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	USRRDY7	USRRDY6	USRRDY5	USRRDY4	USRRDY3	USRRDY2	USRRDY1	USRRDY0
Access	R	R	R	R	R	R	R	R
Reset	1	1	1	1	1	1	1	1

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 27:24 – CHBUSYx [x=11..8]: Channel x Busy

This bit is cleared when channel x is idle

This bit is set if an event on channel x has not been handled by all event users connected to channel x.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – USRRDYx [x=11..8]: Channel x User Ready

This bit is cleared when at least one of the event users connected to the channel is not ready.

This bit is set when all event users connected to channel x are ready to handle incoming events on channel x.

Bits 15:8 – CHBUSYx [x=7..0]: Channel x Busy

This bit is cleared when channel x is idle

This bit is set if an event on channel x has not been handled by all event users connected to channel x.



• Bits 7:0 – USRRDYx [x=7..0]: Channel x User Ready

This bit is cleared when at least one of the event users connected to the channel is not ready.

This bit is set when all event users connected to channel x are ready to handle incoming events on channel x.



22.8.5 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x10

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
					EVD11	EVD10	EVD9	EVD8
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
D.;	00	00	0.4	00	40	40	4-7	40
Bit	23	22	21	20	19	18	17	16
					OVR11	OVR10	OVR9	OVR8
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:28 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – EVDx [x=11..8]: Channel x Event Detection Interrupt Enable

0: The Event Detected Channel x interrupt is disabled.

1: The Event Detected Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Event Detected Channel x Interrupt Enable bit, which disables the Event Detected Channel x interrupt.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – OVRx [x=11..8]: Channel x Overrun Interrupt Enable

0: The Overrun Channel x interrupt is disabled.



1: The Overrun Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overrun Channel x Interrupt Enable bit, which disables the Overrun Channel x interrupt.

Bits 15:8 – EVDx [x=7..0]: Channel x Event Detection Interrupt Enable

0: The Event Detected Channel x interrupt is disabled.

1: The Event Detected Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Event Detected Channel x Interrupt Enable bit, which disables the Event Detected Channel x interrupt.

Bits 7:0 – OVRx [x=7..0]: Channel x Overrun Interrupt Enable

0: The Overrun Channel x interrupt is disabled.

1: The Overrun Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overrun Channel x Interrupt Enable bit, which disables the Overrun Channel x interrupt.



22.8.6 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x14

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
					EVD11	EVD10	EVD9	EVD8
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					OVR11	OVR10	OVR9	OVR8
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 27:24 – EVDx [x=11..8]: Channel x Event Detection Interrupt Enable

0: The Event Detected Channel x interrupt is disabled.

1: The Event Detected Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Event Detected Channel x Interrupt Enable bit, which enables the Event Detected Channel x interrupt.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – OVRx [x=11..8]: Channel x Overrun Interrupt Enable

0: The Overrun Channel x interrupt is disabled.



1: The Overrun Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overrun Channel x Interrupt Enable bit, which enables the Overrun Channel x interrupt.

Bits 15:8 – EVDx [x=7..0]: Channel x Event Detection Interrupt Enable

0: The Event Detected Channel x interrupt is disabled.

1: The Event Detected Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Event Detected Channel x Interrupt Enable bit, which enables the Event Detected Channel x interrupt.

Bits 7:0 – OVRx [x=7..0]: Channel x Overrun Interrupt Enable

0: The Overrun Channel x interrupt is disabled.

1: The Overrun Channel x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overrun Channel x Interrupt Enable bit, which enables the Overrun Channel x interrupt.



22.8.7 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x18

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
					EVD11	EVD10	EVD9	EVD8
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					OVR11	OVR10	OVR9	OVR8
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	EVD7	EVD6	EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	OVR7	OVR6	OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 27:24 – EVDx [x=11..8]: Channel x Event Detection

This flag is set on the next CLK_EVSYS_APB cycle when an event is being propagated through the channel, and an interrupt request will be generated if INTENCLR/SET.EVDx is one.

When the event channel path is asynchronous, the EVDx interrupt flag will not be set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Event Detected Channel n interrupt flag.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – OVRx [x=11..8]: Channel x Overrun

This flag is set on the next CLK_EVSYS cycle after an overrun channel condition occurs, and an interrupt request will be generated if INTENCLR/SET.OVRx is one.

There are two possible overrun channel conditions:



- One or more of the event users on channel x are not ready when a new event occurs
- An event happens when the previous event on channel x has not yet been handled by all event users

When the event channel path is asynchronous, the OVRx interrupt flag will not be set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overrun Channel x interrupt flag.

Bits 15:8 – EVDx [x=7..0]: Channel x Event Detection

This flag is set on the next CLK_EVSYS_APB cycle when an event is being propagated through the channel, and an interrupt request will be generated if INTENCLR/SET.EVDx is one.

When the event channel path is asynchronous, the EVDx interrupt flag will not be set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Event Detected Channel n interrupt flag.

Bits 7:0 – OVRx [x=7..0]: Channel x Overrun

This flag is set on the next CLK_EVSYS cycle after an overrun channel condition occurs, and an interrupt request will be generated if INTENCLR/SET.OVRx is one.

There are two possible overrun channel conditions:

- One or more of the event users on channel x are not ready when a new event occurs
- An event happens when the previous event on channel x has not yet been handled by all event users

When the event channel path is asynchronous, the OVRx interrupt flag will not be set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overrun Channel x interrupt flag.



23. SERCOM – Serial Communication Interface

23.1 Overview

The serial communication interface (SERCOM) can be configured to support a number of modes; I²C, SPI, and USART. Once configured and enabled, all SERCOM resources are dedicated to the selected mode.


The SERCOM serial engine consists of a transmitter and receiver, baud-rate generator and address matching functionality. It can be configured to use the internal generic clock or an external clock, making operation in all sleep modes possible.

23.2 Features

- Combined interface configurable as one of the following:
 - I²C Two-wire serial interface
 - SMBus[™] compatible.
 - SPI Serial peripheral interface
 - USART Universal synchronous and asynchronous serial receiver and transmitter
- Single transmit buffer and double receive buffer
- Baud-rate generator
- Address match/mask logic
- Operational in all sleep modes
- Can be used with DMA

23.3 Block Diagram

Figure 23-1. SERCOM Block Diagram



23.4 Signal Description

See the respective SERCOM mode chapters for details:

- "SERCOM USART SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter" on page 423
- "SERCOM SPI SERCOM Serial Peripheral Interface" on page 461
- "SERCOM I2C SERCOM Inter-Integrated Circuit" on page 494



23.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

23.5.1 I/O Lines

Using the SERCOM I/O lines requires the I/O pins to be configured using port configuration (PORT). Refer to "PORT" on page 363 for details.

From Figure 23-1 one can see that the SERCOM has four internal pads, PAD[3:0]. The signals from I²C, SPI and USART are routed through these SERCOM pads via a multiplexer. The configuration of the multiplexer is available from the different SERCOM modes. Refer to the mode specific chapters for details:

- "SERCOM USART SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter" on page 423
- "SERCOM SPI SERCOM Serial Peripheral Interface" on page 461
- "SERCOM I2C SERCOM Inter-Integrated Circuit" on page 494

23.5.2 Power Management

The SERCOM can operate in any sleep mode.SERCOM interrupts can be used to wake up the device from sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

23.5.3 Clocks

The SERCOM bus clock (CLK_SERCOMx_APB) is enabled by default, and can be enabled and disabled in the Power Manager. Refer to "PM – Power Manager" on page 102 for details.

Two generic clocks are used by the SERCOM: GCLK_SERCOMx_CORE and GCLK_SERCOMx_SLOW. The core clock (GCLK_SERCOMx_CORE) is required to clock the SERCOM while operating as a master, while the slow clock (GCLK_SERCOMx_SLOW) is only required for certain functions. See specific mode chapters for details.

These clocks must be configured and enabled in the Generic Clock Controller (GCLK) before using the SERCOM. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

These generic clocks are asynchronous to the user interface clock (CLK_SERCOMx_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 422 for further details.

23.5.4 DMA

The DMA request lines are connected to the DMA controller (DMAC). Using the SERCOM DMA requests, requires the DMA controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details.

23.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the SERCOM interrupts requires the Interrupt Controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

23.5.6 Events

Not applicable.

23.5.7 Debug Operation

When the CPU is halted in debug mode, the SERCOM continues normal operation. If the SERCOM is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging. The SERCOM can be forced to halt operation during debugging.



23.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Interrupt Flag Status and Clear register (INTFLAG)
- Address register (ADDR)
- Data register (DATA)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

23.5.9 Analog Connections


Not applicable.

23.6 Functional Description

23.6.1 Principle of Operation

The basic structure of the SERCOM serial engine is shown in Figure 23-2. Fields shown in capital letters are synchronous to the system clock and accessible by the CPU, while fields with lowercase letters can be configured to run on the GCLK_SERCOMx_CORE clock or an external clock.

Figure 23-2. SERCOM Serial Engine



The transmitter consists of a single write buffer and a shift register. The receiver consists of a two-level receive buffer and a shift register. The baud-rate generator is capable of running on the GCLK_SERCOMx_CORE clock or an external clock. Address matching logic is included for SPI and I²C operation.



23.6.2 Basic Operation

23.6.2.1 Initialization

The SERCOM must be configured to the desired mode by writing to the Operating Mode bits in the Control A register (CTRLA.MODE). Refer to Figure 23-1 for details.

Table 23-1. SERCOM Modes

CTRLA.MODE	Description
0x0	USART with external clock
0x1	USART with internal clock
0x2	SPI in slave operation
0x3	SPI in master operation
0x4	I ² C slave operation
0x5	I ² C master operation
0x6-0x7	Reserved

For further initialization information, see the respective SERCOM mode chapters.

23.6.2.2 Enabling, Disabling and Resetting

The SERCOM is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The SERCOM is disabled by writing a zero to CTRLA.ENABLE.

The SERCOM is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the SERCOM, except DBGCTRL, will be reset to their initial state, and the SERCOM will be disabled. Refer to the CTRLA register descriptions for details.

23.6.2.3 Clock Generation - Baud-Rate Generator

The baud-rate generator, as shown in Figure 23-3, is used for internal clock generation for asynchronous and synchronous communication. The generated output frequency (f_{BAUD}) is determined by the Baud register (BAUD) setting and the baud reference frequency (f_{REF}). The baud reference clock is the serial engine clock, and it can be internal or external.

For asynchronous operation, the /16 (divide-by-16) output is used when transmitting and the /1 (divide-by-1) output is used when receiving. For synchronous operation the /2 (divide-by-2) output is used. This functionality is automatically configured, depending on the selected operating mode.



Figure 23-3. Baud Rate Generator




Table 23-2 contains equations for calculating the baud rate (in bits per second) and for calculating the BAUD register value for each mode of operation.

For asynchronous operation there are two different modes. Using the arithmetic mode, the BAUD register value is 16 bits (0 to 65,535). Using the fractional mode, the BAUD register is 13 bits, while the fractional adjustment is 3 bits. In this mode the BAUD setting must be greater than or equal to 1.

For synchronous mode, the BAUD register value is 8 bits (0 to 255).

Table 23-2. Baud Rate Equations

Operating Mode	Condition	Baud Rate (Bits Per Second)	BAUD Register Value Calculation
Asynchronous Arithmetic	$f_{BAUD} \leq \frac{f_{REF}}{S}$	$f_{BAUD} = \frac{f_{REF}}{S} (1 - BAUD / 65,536)$	$BAUD = 65,536 \left(1 - S \frac{f_{BAUD}}{f_{REF}} \right)$
Asynchronous Fractional	$f_{BAUD} \leq \frac{f_{REF}}{S}$	$f_{BAUD} = \frac{f_{REF}}{S(BAUD + (FP/8))}$	$BAUD = \frac{f_{REF}}{S \times f_{BAUD}} - \frac{FP}{8}$
Synchronous	$f_{BAUD} \leq \frac{f_{REF}}{2}$	$f_{BAUD} = \frac{f_{REF}}{2(BAUD + 1)}$	$BAUD = \frac{f_{REF}}{2f_{BAUD}} - 1$

S – Number of samples per bit. Can be 16, 8, or 3.

The Asynchronous Fractional option is used for auto-baud detection.

The baud rate error is represented by the following formula:



$$Error = 1 - \left(\frac{ExpectedBaudRate}{ActualBaudRate}\right)$$

Asynchronous Arithmetic Mode BAUD Value Selection

The formula given for f_{BAUD} calculates the average frequency over 65,536 f_{REF} cycles. Although the BAUD register can be set to any value between 0 and 65,536, the values that will change the average frequency of f_{BAUD} over a single frame are more constrained. The BAUD register values that will affect the average frequency over a single frame lead to an integer increase in the cycles per frame (CPF)

$$CPF = \frac{f_{REF}}{f_{BAUD}}(D+S)$$

where

- D represent the data bits per frame
- S represent the sum of start and first stop bits, if present

Table 23-3 shows the BAUD register value versus baud frequency at a serial engine frequency of 48MHz. This assumes a D value of 8 bits and an S value of 2 bits (10 bits, including start and stop bits).

Table 23-3. BAUD Register Value vs. Baud Frequency

BAUD Register Value	Serial Engine CPF	f _{BAUD} at 48MHz Serial Engine Frequency (f _{REF})
0 – 406	160	3MHz
407 – 808	161	2.981MHz
809 – 1205	162	2.963MHz
65206	31775	15.11kHz
65207	31871	15.06kHz
65208	31969	15.01kHz



23.6.3 Additional Features


23.6.3.1 Address Match and Mask

The SERCOM address match and mask feature is capable of matching one address with a mask, two unique addresses or a range of addresses, based on the mode selected. The match uses seven or eight bits, depending on the mode.

Address With Mask

An address written to the Address bits in the Address register (ADDR.ADDR) with a mask written to the Address Mask bits in the Address register (ADDR.ADDRMASK) will yield an address match. All bits that are masked are not included in the match. Note that setting the ADDR.ADDRMASK to all zeros will match a single unique address, while setting ADDR.ADDRMASK to all ones will result in all addresses being accepted.


Figure 23-4. Address With Mask



Two Unique Addresses

The two addresses written to ADDR and ADDRMASK will cause a match.

Figure 23-5. Two Unique Addresses



Address Range

The range of addresses between and including ADDR.ADDR and ADDR.ADDRMASK will cause a match. ADDR.ADDR and ADDR.ADDRMASK can be set to any two addresses, with ADDR.ADDR acting as the upper limit and ADDR.ADDRMASK acting as the lower limit.

Figure 23-6. Address Range



23.6.4 DMA Operation

Not applicable.



23.6.5 Interrupts

Interrupt sources are mode-specific. See the respective SERCOM mode chapters for details.

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the SERCOM is reset. See the register description for details on how to clear interrupt flags.

The SERCOM has one common interrupt request line for all the interrupt sources. The user must read the INTFLAG register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

23.6.6 Events

Not applicable.

23.6.7 Sleep Mode Operation

The peripheral can operate in any sleep mode where the selected serial clock is running. This clock can be external or generated by the internal baud-rate generator.

The SERCOM interrupts can be used to wake up the device from sleep modes. Refer to the different SERCOM mode chapters for details.

23.6.8 Synchronization

Due to the asynchronicity between CLK_SERCOMx_APB and GCLK_SERCOMx_CORE, some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete. The Synchronization Ready interrupt can be used to signal when synchronization is complete.

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.



24. SERCOM USART – SERCOM Universal Synchronous and Asynchronous Receiver and Transmitter

24.1 Overview

The universal synchronous and asynchronous receiver and transmitter (USART) is one of the available modes in the Serial Communication Interface (SERCOM).

Refer to "SERCOM – Serial Communication Interface" on page 415 for details.

The USART uses the SERCOM transmitter and receiver configured as shown in Figure 24-1. Fields shown in capital letters are synchronous to the CLK_SERCOMx_APB and accessible by the CPU, while fields with lowercase letters can be configured to run on the internal generic clock or an external clock.

The transmitter consists of a single write buffer, a shift register and control logic for handling different frame formats. The write buffer allows continuous data transmission without any delay between frames.

The receiver consists of a two-level receive buffer and a shift register. Status information for the received data is available for error checking. Data and clock recovery units ensure robust synchronization and noise filtering during asynchronous data reception.


24.2 Features

- Full-duplex operation
- Asynchronous (with clock reconstruction) or synchronous operation
- Internal or external clock source for asynchronous and synchronous operation
- Baud-rate generator
- Supports serial frames with 5, 6, 7, 8 or 9 data bits and 1 or 2 stop bits
- Odd or even parity generation and parity check
- Selectable LSB- or MSB-first data transfer
- Buffer overflow and frame error detection
- Noise filtering, including false start-bit detection and digital low-pass filter
- Collision detection
- Can operate in all sleep modes
- Operation at speeds up to half the system clock for internally generated clocks
- Operation at speeds up to the system clock for externally generated clocks
- RTS and CTS flow control
- IrDA modulation and demodulation up to 115.2 kbps
- LIN slave support
 - Auto-baud and break character detection
- Start-of-frame detection
- Can be used with DMA



24.3 Block Diagram

Figure 24-1. USART Block Diagram



24.4 Signal Description

Signal Name	Туре	Description
PAD[3:0]	Digital I/O	General SERCOM pins

Please refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

24.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

24.5.1 I/O Lines

Using the USART's I/O lines requires the I/O pins to be configured using port configuration (PORT).

Refer to "PORT" on page 363 for details.

When the SERCOM is used in USART mode, the pins should be configured according to Table 24-1. If the receiver or transmitter is disabled, these pins can be used for other purposes.

Table 24-1. USART Pin Configuration

Pin	Pin Configuration
TxD	Output
RxD	Input
XCK	Output or input



The combined configuration of PORT and the Transmit Data Pinout and Receive Data Pinout bit groups (refer to the Control A register description) will define the physical position of the USART signals in Table 24-1.

24.5.2 Power Management

The USART can continue to operate in any sleep mode where the selected source clock is running. The USART interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

24.5.3 Clocks

The SERCOM bus clock (CLK_SERCOMx_APB, where x represents the specific SERCOM instance number) can be enabled and disabled in the Power Manager, and the default state of CLK_SERCOMx_APB can be found in the Peripheral Clock Masking section in "PM – Power Manager" on page 102.

A generic clock (GCLK_SERCOMx_CORE) is required to clock the SERCOMx_CORE. This clock must be configured and enabled in the Generic Clock Controller before using the SERCOMx_CORE. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

This generic clock is asynchronous to the bus clock (CLK_SERCOMx_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 435 for further details.

24.5.4 DMA

The DMA request lines are connected to the DMA controller (DMAC). Using the SERCOM DMA requests, requires the DMA controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details...

24.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the USART interrupts requires the Interrupt Controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

24.5.6 Events

Not applicable.

24.5.7 Debug Operation

When the CPU is halted in debug mode, the USART continues normal operation. If the USART is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging. The USART can be forced to halt operation during debugging.

Refer to DBGCTRL for details.

24.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Interrupt Flag Status and Clear register (INTFLAG)
- Status register (STATUS)
- Data register (DATA)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.



24.5.9 Analog Connections

Not applicable.

24.6 Functional Description

24.6.1 Principle of Operation

The USART uses three communication lines for data transfer:


- RxD for receiving
- TxD for transmitting
- XCK for the transmission clock in synchronous operation

USART data transfer is frame based, where a serial frame consists of:

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- MSB or LSB first
- No, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by one character of data bits. If enabled, the parity bit is inserted after the data bits and before the first stop bit. One frame can be directly followed by a new frame, or the communication line can return to the idle (high) state. Figure 24-2 illustrates the possible frame formats. Bits inside brackets are optional.

Figure 24-2. Frame Formats



St Start bit; always low

(n) Data bits; 0 to 8

P Parity bit; odd or even

Sp Stop bit; always high

IDLE No transfers on the communication line; always high in this state

24.6.2 Basic Operation

24.6.2.1 Initialization

The following registers are enable-protected, meaning they can only be written when the USART is disabled (CTRL.ENABLE is zero):

- Control A register (CTRLA), except the Enable (ENABLE) and Software Reset (SWRST) bits
- Control B register (CTRLB), except the Receiver Enable (RXEN) and Transmitter Enable (TXEN) bits
- Baud register (BAUD)

Any writes to these registers when the USART is enabled or is being enabled (CTRL.ENABLE is one) will be discarded. Writes to these registers) while the peripheral is being disabled will be completed after the disabling is complete.

Before the USART is enabled, it must be configured, as outlined in the following steps:

 USART mode with external or internal clock must be selected first by writing 0x0 or 0x1 to the Operating Mode bit group in the Control A register (CTRLA.MODE)



- Communication mode (asynchronous or synchronous) must be selected by writing to the Communication Mode bit in the Control A register (CTRLA.CMODE)
- SERCOM pad to use for the receiver must be selected by writing to the Receive Data Pinout bit group in the Control A register (CTRLA.RXPO)
- SERCOM pads to use for the transmitter and external clock must be selected by writing to the Transmit Data Pinout bit in the Control A register (CTRLA.TXPO)
- Character size must be selected by writing to the Character Size bit group in the Control B register (CTRLB.CHSIZE)
- MSB- or LSB-first data transmission must be selected by writing to the Data Order bit in the Control A register (CTRLA.DORD)
- When parity mode is to be used, even or odd parity must be selected by writing to the Parity Mode bit in the Control B register (CTRLB.PMODE) and enabled by writing 0x1 to the Frame Format bit group in the Control A register (CTRLA.FORM)
- Number of stop bits must be selected by writing to the Stop Bit Mode bit in the Control B register (CTRLB.SBMODE)
- When using an internal clock, the Baud register (BAUD) must be written to generate the desired baud rate
- The transmitter and receiver can be enabled by writing ones to the Receiver Enable and Transmitter Enable bits in the Control B register (CTRLB.RXEN and CTRLB.TXEN)

24.6.2.2 Enabling, Disabling and Resetting

The USART is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The USART is disabled by writing a zero to CTRLA.ENABLE.

The USART is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the USART, except DBGCTRL, will be reset to their initial state, and the USART will be disabled. Refer to the CTRLA register for details.


24.6.2.3 Clock Generation and Selection

For both synchronous and asynchronous modes, the clock used for shifting and sampling data can be generated internally by the SERCOM baud-rate generator or supplied externally through the XCK line. Synchronous mode is selected by writing a one to the Communication Mode bit in the Control A register (CTRLA.CMODE) and asynchronous mode is selected by writing a zero to CTRLA.CMODE. The internal clock source is selected by writing 0x1 to the Operation Mode bit group in the Control A register (CTRLA.MODE) and the external clock source is selected by writing 0x0 to CTRLA.MODE.

The SERCOM baud-rate generator is configured as shown in Figure 24-3. When CTRLA.CMODE is zero, the baud-rate generator is automatically set to asynchronous mode and the 16-bit Baud register value is used. When CTRLA.CMODE is one, the baud-rate generator is automatically set to synchronous mode and the eight LSBs of the Baud register are used. Refer to "Clock Generation – Baud-Rate Generator" on page 418 for details on configuring the baud rate.



Figure 24-3. Clock Generation




Synchronous Clock Operation

When synchronous mode is used, the CTRLA.MODE bit group controls whether the transmission clock (XCK line) is an input or output. The dependency between the clock edges and data sampling or data change is the same for internal and external clocks. Data input on the RxD pin is sampled at the opposite XCK clock edge as data is driven on the TxD pin.

The Clock Polarity bit in the Control A register (CTRLA.CPOL) selects which XCK clock edge is used for RxD sampling and which is used for TxD change. As shown in Figure 24-4, when CTRLA.CPOL is zero, the data will be changed on the rising XCK edge and sampled on the falling XCK edge. If CTRLA.CPOL is one, the data will be changed on the falling edge of XCK and sampled on the rising edge of XCK.

Figure 24-4. Synchronous Mode XCK Timing



When the clock is provided through XCK (CTRLA.MODE is 0x0), the shift registers operate directly on the XCK clock. This means that XCK is not synchronized with the system clock and, therefore, can operate at frequencies up to the system frequency.

24.6.2.4 Data Register

The USART Transmit Data register (TxDATA) and USART Receive Data register(RxDATA) share the same I/O address, referred to as the Data register (DATA). Writing the DATA register will update the Transmit Data register. Reading the DATA register will return the contents of the Receive Data register.



24.6.2.5 Data Transmission

A data transmission is initiated by loading the DATA register with the data to be sent. The data in TxDATA is moved to the shift register when the shift register is empty and ready to send a new frame. When the shift register is loaded with data, one complete frame will be transmitted.

The Transmit Complete interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.TXC) is set, and the optional interrupt is generated, when the entire frame plus stop bit(s) have been shifted out and there is no new data written to the DATA register.

The DATA register should only be written when the Data Register Empty flag in the Interrupt Flag Status and Clear register (INTFLAG.DRE) is set, which indicates that the register is empty and ready for new data.

Disabling the Transmitter

Disabling the transmitter will not become effective until any ongoing and pending transmissions are completed, i.e., when the transmit shift register and TxDATA do not contain data to be transmitted. The transmitter is disabled by writing a zero to the Transmitter Enable bit in the Control B register (CTRLB.TXEN).

24.6.2.6 Data Reception

The receiver starts data reception when a valid start bit is detected. Each bit that follows the start bit will be sampled at the baud rate or XCK clock, and shifted into the receive shift register until the first stop bit of a frame is received. When the first stop bit is received and a complete serial frame is present in the receive shift register, the contents of the shift register will be moved into the two-level receive buffer. The Receive Complete interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.RXC) is set, and the optional interrupt is generated. A second stop bit will be ignored by the receiver.

The received data can be read by reading the DATA register. DATA should not be read unless the Receive Complete interrupt flag is set.

Disabling the Receiver

Disabling the receiver by writing a zero to the Receiver Enable bit in the Control B register (CTRLB.RXEN) will flush the two-level receive buffer, and data from ongoing receptions will be lost.

Error Bits

The USART receiver has three error bits. The Frame Error (FERR), Buffer Overflow (BUFOVF) and Parity Error (PERR) bits can be read from the Status (STATUS) register. Upon error detection, the corresponding bit will be set until it is cleared by writing a one to it. These bits are also automatically cleared when the receiver is disabled.

There are two methods for buffer overflow notification. When the immediate buffer overflow notification bit (CTRLA.IBON) is set, STATUS.BUFOVF is raised immediately upon buffer overflow. Software can then empty the receive FIFO by reading RxDATA until the receive complete interrupt flag (INTFLAG.RXC) goes low.

When CTRLA.IBON is zero, the buffer overflow condition travels with data through the receive FIFO. After the received data is read, STATUS.BUFOVF will be set along with INTFLAG.RXC.

Asynchronous Data Reception

The USART includes a clock recovery and data recovery unit for handling asynchronous data reception. The clock recovery logic is used to synchronize the incoming asynchronous serial frames at the RxD pin to the internally generated baud-rate clock. The data recovery logic samples and applies a low-pass filter to each incoming bit, thereby improving the noise immunity of the receiver. The asynchronous reception operational range depends on the accuracy of the internal baud-rate clock, the rate of the incoming frames and the frame size (in number of bits).

Asynchronous Operational Range

The operational range of the receiver depends on the difference between the received bit rate and the internally generated baud rate. If the baud rate of an external transmitter is too high or too low compared to the internally generated baud rate, the receiver will not be able to synchronize the frames to the start bit.

There are two possible sources for a mismatch in baud rate. The reference clock will always have some minor instability. In addition, the baud-rate generator can not always do an exact division of the reference clock frequency to get the baud



rate desired. In this case, the BAUD register value should be selected to give the lowest possible error. Refer to "Asynchronous Arithmetic Mode BAUD Value Selection" on page 420 for details.

Recommended maximum receiver baud-rate errors for various character sizes are shown in the table below.

Table 24-2. Asynchronous Receiver Error for x16 Oversampling

D (Data bits + Parity)	R _{SLOW} (%)	R _{FAST} (%)	Max Total Error (%)	Recommended Max Rx Error (%)
5	94.12	107.69	+5.88/-7.69	±2.5
6	94.92	106.67	+5.08/-6.67	±2.0
7	95.52	105.88	+4.48/-5.88	±2.0
8	96.00	105.26	+4.00/-5.26	±2.0
9	96.39	104.76	+3.61/-4.76	±1.5
10	96.70	104.35	+3.30/-4.35	±1.5

The recommended maximum receiver baud-rate error assumes that the receiver and transmitter equally divide the maximum total error.

The following equations can be used to calculate the ratio of the incoming data rate and internal receiver baud rate:

$$R_{SLOW} = \frac{16(D+1)}{16(D+1)+6}$$
 $R_{FAST} = \frac{16(D+2)}{16(D+1)+8}$

where:

- S is the number of samples per bit (S = 16, 8 or 3)
- S_F is the first sample number used for majority voting (S_F = 7, 3, or 2) when CTRLA.SAMPA=0.
- S_M is the middle sample number used for majority voting (S_M = 8, 4, or 2) when CTRLA.SAMPA=0.
- D_is the sum of character size and parity size (D = 5 to 10 bits)
- R_{SLOW} is the ratio of the slowest incoming data rate that can be accepted in relation to the receiver baud rate
- R_{FAST} is the ratio of the fastest incoming data rate that can be accepted in relation to the receiver baud rate

24.6.3 Additional Features

24.6.3.1 Parity

Even or odd parity can be selected for error checking by writing 0x1 to the Frame Format bit group in the Control A register (CTRLA.FORM). If even parity is selected by writing a zero to the Parity Mode bit in the Control B register (CTRLB.PMODE), the parity bit of the outgoing frame is set to one if the number of data bits that are one is odd (making the total number of ones even). If odd parity is selected by writing a one to CTRLB.PMODE, the parity bit of the outgoing frame is set to one if the number of data bits that are one is even (making the total number of ones odd).


When parity checking is enabled, the parity checker calculates the parity of the data bits in incoming frames and compares the result with the parity bit of the corresponding frame. If a parity error is detected, the Parity Error bit in the Status register (STATUS.PERR) is set.

24.6.3.2 Hardware Handshaking

The USART features an out-of-band hardware handshaking flow control mechanism, implemented by connecting the RTS and CTS pins with the remote device, as shown in Figure 24-5.



Figure 24-5. Connection with a Remote Device for Hardware Handshaking




Hardware handshaking is only available with the following configuration:

- USART with internal clock (CTRLA.MODE = 1).
- Asynchronous mode (CTRLA.CMODE = 0).
- Flow control pinout (CTRLA.TXPO = 2).


The receiver drives its RTS pin high when disabled, or when the receive FIFO is full. This indicates to the remote device that it must stop transmitting after the ongoing transmission is complete. Enabling and disabling the receiver by writing RXEN will set/clear the RTS pin after a synchronization delay. When the receive FIFO goes full, RTS is immediately set and the frame that is currently being received will be stored in the shift register until the receive FIFO is no longer full.

Figure 24-6. Receiver Behavior when Operating with Hardware Handshaking



The current CTS level is available in the STATUS register (STATUS.CTS). Character transmission will only start if CTS is low. When CTS goes high, the transmitter will stop transmitting after the ongoing transmission is complete.

Figure 24-7. Transmitter Behavior when Operating with Hardware Handshaking



24.6.3.3 IrDA Modulation and Demodulation


IrDA modulation and demodulation is available with the following configuration. When enabled, transmission and reception is IrDA compliant up to 115.2 kb/s.

- IrDA encoding enabled (CTRLB.ENC=1).
- Asynchronous mode (CTRLA.CMODE = 0).
- 16x sample rate (CTRLA.SAMPR[0] = 0).

During transmission, each low bit is transmitted as a high pulse with width as 3/16 of the baud rate period as illustrated in Figure 24-8.




Figure 24-8. IrDA Transmit Encoding



The reception decoder has two main functions. The first is to synchronize the incoming data to the IrDA baud rate counter. Synchronization is performed at the start of each zero pulse. The second function is to decode incoming Rx data. If a pulse width meets the minimum length set by configuration (RXPL.RXPL), it is accepted. When the baud rate counter reaches its middle value (1/2 bit length), it is transferred to the receiver.

Figure 24-9 illustrates reception where RXPL.RXPL is set to 19. This indicates that the pulse width should be at least 20 SE clock cycles. When assuming BAUD = 0xE666 or 160 SE cycles per bit, this corresponds to 2/16 baud clock as minimum pulse width required. In this case the first bit is accepted as a zero, the second bit is a one, and the third bit is also a one. A low pulse is rejected since it does not meet the minimum requirement of 2/16 baud clock.

Figure 24-9. IrDA Receive Decoding



Note that the polarity of the transmitter and receiver are opposite. During transmission, a zero bit is transmitted as a one pulse. During reception, an accepted zero pulse is received as a zero bit.


24.6.3.4 Break Character Detection and Auto-baud

Break character detection and auto-baud are available with the following configuration:

- Auto-baud frame format (CTRLA.FORM = 0x04 or 0x05)
- Asynchronous mode (CTRLA.CMODE = 0).
- 16x sample rate using fractional baud rate generation (CTRLA.SAMPR = 1).

The auto-baud follows the LIN format. All LIN Frames start with a Break Field followed by a Sync Field. The USART uses a break detection threshold of 11 nominal bit times at the configured baud rate. At any time, if 11 consecutive dominant bits are detected on the bus, the USART detects a Break Field. When a Break Field has been detected, the Receive Break interrupt flag (INTFLAG.RXBRK) is set and the USART expects the Sync Field character to be 0x55. This field is used to update the actual baud rate in order to stay synchronized. If the received Sync character is not 0x55, then the Inconsistent Sync Field error flag (STATUS.ISF) is set along with the Error interrupt flag (INTFLAG.ERROR) and the baud rate is unchanged.

Figure 24-10.LIN Break and Sync Fields





After a break field is detected and the start bit of the Sync Field is detected, a counter is started. The counter is then incremented for the next 8 bit times of the Sync Field. At the end of these 8 bit times, the counter is stopped. At this moment, the 13 most significant bits of the counter (value divided by 8) gives the new clock divider (BAUD.BAUD) and the 3 least significant bits of this value (the remainder) gives the new Fractional Part (BAUD.FP). When the Sync Field has been received, the clock divider (BAUD.BAUD) and the Fractional Part (BAUD.FP) are updated in the Baud Rate Generator register (BAUD) after a synchronization delay.

After the Break and Sync Fields, n characters of data can be received.

24.6.3.5 Collision Detection

When the receiver and transmitter are connected either through pin configuration or externally, transmit collision can be detected by setting the Collision Detection Enable bit (CTRLB.COLDEN). For collision to be detected, the receiver and transmitter must be enabled (CTRLB.RXEN=1 and CTRLB.TXEN=1).

Collision detection is performed for each bit transmitted by checking the received value vs the transmit value as shown in Figure 24-11. While the transmitter is idle (no transmission in progress), characters can be received on RxD without triggering a collision.

Figure 24-11. Collision Checking





Figure 24-12 shows the conditions for a collision detection. In this case, the start bit and the first data bit are received with the same value as transmitted. The second received data bit is found to be different than the transmitted bit at the detection point which indicates a collision.

Figure 24-12. Collision Detected



When a collision is detected, the USART automatically follows this sequence:

- The current transfer is aborted.
- The transmit buffer is flushed.
- The transmitter is disabled (CTRLB.TXEN=0).
 - This commences immediately and is complete after synchronization time. The CTRLB Synchronization Busy bit (SYNCBUSY.CTRLB) will be set until this is complete.
 - This results in the TxD pin being tri-stated.
- The Collision Detected bit (STATUS.COLL) is set along with the Error interrupt flag (INTFLAG.ERROR).



Since the transmit buffer no longer contains data, the Transmit Complete interrupt flag (INTFLAG.TXC) is set.

After a collision, software must manually enable the transmitter before continuing. Software must ensure CTRLB Synchronization Busy bit (SYNCBUSY.CTRLB) is not asserted before re-enabling the transmitter.

24.6.3.6 Loop-back Mode

By configuring the Receive Data Pinout (CTRLA.RXPO) and Transmit Data Pinout (CTRLA.TXPO) to use the same data pins for transmit and receive, loop-back is achieved. The loop-back is through the pad, so the signal is also available externally.

24.6.3.7 Start-of-Frame Detection

The USART start-of-frame detector can wake up the CPU when it detects a start bit. In standby sleep mode, the internal 8MHz oscillator must be selected as the GCLK_SERCOMx_CORE source.

When a 1-to-0 transition is detected on RxD, the 8MHz Internal Oscillator is powered up and the USART clock is enabled. After startup, the rest of the data frame can be received, provided that the baud rate is slow enough in relation to the 8MHz Internal Oscillator start-up time. Refer to "Electrical Characteristics" on page 900 for details. The start-up time of the 8MHz Internal Oscillator varies with supply voltage and temperature.

The USART start-of-frame detection works both in asynchronous and synchronous modes. It is enabled by writing a one to the Start of Frame Detection Enable bit in the Control B register (CTRLB.SFDE). If the Receive Start Interrupt Enable bit in the Interrupt Enable Set register (INTENSET.RXS) is set, the Receive Start interrupt is generated immediately when a start is detected. When using start-of-frame detection without the Receive Start interrupt, start detection will force the 8MHz Internal Oscillator and USART clock active while the frame is being received, but the CPU will not wakeup until the Receive Complete interrupt is generated, if enabled.

24.6.3.8 Sample Adjustment

In asynchronous mode (CTRLA.CMODE=0), three samples in the middle are used to determine the value based on majority voting. The three samples used for voting can be selected using the Sample Adjustment bit field in Control A register (CTRLA.SAMPA). When CTRLA.SAMPA is set to zero, samples 7-8-9 are used for 16x over sampling and samples 3-4-5 are used for 8x over sampling.

24.6.4 DMA, Interrupts and Events

Table 24-3. Module Request for SERCOM USART

Condition	Interrupt request	Event output	Event input	DMA request	DMA request is cleared
Data Register Empty	x			x	When data is written
Transmit Complete	x				
Receive Complete	х			х	When data is read
Receive Start	x				
Clear to Send Input Change	х				
Receive Break	x				
Error	Х				

24.6.5 DMA Operation

The USART generates the following DMA requests.



- Data received (RX): The request is set when data is available in the receive FIFO. The request is cleared when DATA is read.
- Data transmit (TX): The request is set when the transmit buffer (TX DATA) is empty. The request is cleared when DATA is written.

24.6.6 Interrupts

The USART has the following interrupt sources:

- Error
- Received Break
- Clear to Send Input Change
- Receive Start
- Receive Complete
- Transmit Complete
- Data Register Empty

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the USART is reset. See the register description for details on how to clear interrupt flags.

The USART has one common interrupt request line for all the interrupt sources. The user must read INTFLAG to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

24.6.7 Events

Not applicable.

24.6.8 Sleep Mode Operation

When using internal clocking, writing the Run In Standby bit in the Control A register (CTRLA.RUNSTDBY) to one will allow GCLK SERCOMx CORE to be enabled in all sleep modes. Any interrupt can wake up the device.

When using external clocking, writing a one to CTRLA.RUNSTDBY will allow the Receive Start or Receive Complete interrupt.to wake up the device.

If CTRLA.RUNSTDBY is zero, the internal clock will be disabled when any ongoing transfer is finished. A Receive Start or Transfer Complete interrupt can wake up the device. When using external clocking, this will be disconnected when any ongoing transfer is finished, and all reception will be dropped.

24.6.9 Synchronization

Due to the asynchronicity between CLK_SERCOMx_APB and GCLK_SERCOMx_CORE, some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the corresponding Synchronization Busy bit in the Synchronization register (SYNCBUSY) will be set immediately, and cleared when synchronization is complete.



If an operation that requires synchronization is executed while the corresponding SYNCBUSY bit is one, a peripheral bus error is generated.

The following bits need synchronization when written:

- Software Reset bit in the Control A register (CTRLA.SWRST). SYNCBUSY.SWRST is set to one while synchronization is in progress.
- Enable bit in the Control A register (CTRLA.ENABLE). SYNCBUSY.ENABLE is set to one while synchronization is in progress.
- Receiver Enable bit in the Control B register (CTRLB.RXEN). SYNCBUSY.CTRLB is set to one while synchronization is in progress.
- Transmitter Enable bit in the Control B register (CTRLB.TXEN). SYNCBUSY.CTRLB is set to one while synchronization is in progress.

Synchronization is denoted by the Write-Synchronized property in the register description.



24.7 Register Summary

Table 24-4. Register Summary

Offset	Name	Bit Pos.									
0x00		7:0	RUNSTDBY				MODE[2:0]		ENABLE	SWRST	
0x01	CTRLA 15:8 23:16			SAMPR[2:0]						IBON	
0x02			SAMP	A[1:0]	RXP	O[1:0]			TXPO	D[1:0]	
0x03	-	31:24		DORD	CPOL	CMODE		FOR	M[3:0]		
0x04		7:0		SBMODE					CHSIZE[2:0]		
0x05	CTRLB	15:8			PMODE			ENC	SFDE	COLDEN	
0x06		23:16							RXEN	TXEN	
0x07		31:24									
0x08	Reserved										
0x09	Reserved										
0x0A	Reserved										
0x0B	Reserved										
0x0C	BAUD	7:0				BAU	D[7:0]				
0x0D	B/ (OB	15:8	FF	P[2:0]/BAUD[15:1	3]			BAUD[12:8]			
0x0E	RXPL	7:0				RXP	RXPL[7:0]				
0x0F	Reserved										
0x10	Reserved										
0x11	Reserved										
0x12	Reserved										
0x13	Reserved										
0x14	INTENCLR	7:0	ERROR		RXBRK	CTSIC	RXS	RXC	TXC	DRE	
0x15	Reserved										
0x16	INTENSET	7:0	ERROR		RXBRK	CTSIC	RXS	RXC	TXC	DRE	
0x17	Reserved										
0x18	INTFLAG	7:0	ERROR		RXBRK	CTSIC	RXS	RXC	TXC	DRE	
0x19	Reserved										
0x1A	STATUS	7:0			COLL	ISF	CTS	BUFOVF	FERR	PERR	
0x1B		15:8									
0x1C		7:0						CTRLB	ENABLE	SWRST	
0x1D	SYNCBUSY	15:8									
0x1E		23:16									
0x1F		31:24									
0x20	Reserved										
0x21	Reserved										
0x22	Reserved										



0x23	Reserved						
0x24	Reserved						
0x25	Reserved						
0x26	Reserved						
0x27	Reserved						
0x28	DATA	7:0		DATA	\[7:0]		
0x29	DATA	15:8					DATA[8]
0x2A	Reserved						
0x2B	Reserved						
0x2C	Reserved						
0x2D	Reserved						
0x2E	Reserved						
0x2F	Reserved						
0x30	DBGCTRL	7:0					DBGSTOP



24.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 425 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Synchronized property in each individual register description. Refer to "Synchronization" on page 435 for details.

Some registers are enable-protected, meaning they can only be written when the USART is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



24.8.1 Control A

Name: CTRLA
Offset: 0x00

Reset: 0x00000000

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
		DORD	CPOL	CMODE		FOR	M[3:0]	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	SAMP	A[1:0]	RXPO	D[1:0]			ТХРС	D[1:0]
Access	R/W	R/W	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
		SAMPR[2:0]						IBON
Access	R/W	R/W	R/W	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RUNSTDBY				MODE[2:0]		ENABLE	SWRST
Access	R/W	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 31 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 30 – DORD: Data Order

This bit indicates the data order when a character is shifted out from the Data register.

0: MSB is transmitted first.

1: LSB is transmitted first.

This bit is not synchronized.

Bit 29 – CPOL: Clock Polarity

This bit indicates the relationship between data output change and data input sampling in synchronous mode. This bit is not synchronized.



Table 24-5. Clock Polarity

CPOL	TxD Change	RxD Sample
0x0	Rising XCK edge	Falling XCK edge
0x1	Falling XCK edge	Rising XCK edge

Bit 28 – CMODE: Communication Mode

This bit indicates asynchronous or synchronous communication.

- 0: Asynchronous communication.
- 1: Synchronous communication.

This bit is not synchronized.

• Bits 27:24 – FORM[3:0]: Frame Format

These bits define the frame format.

These bits are not synchronized.

Table 24-6. Frame Format

FORM[3:0]	Description
0x0	USART frame
0x1	USART frame with parity
0x2-0x3	Reserved
0x4	Auto-baud break detection and auto-baud.
0x5	Auto-baud break detection and auto-baud with parity
0x6-0xF	Reserved

Bits 23:22 – SAMPA[1:0]: Sample Adjustment

These bits define the sample adjustment.

These bits are not synchronized.

Table 24-7. Sample Adjustment

SAMPA[1:0]	16x Over-sampling (CTRLA.SAMPR=0 or 1)	8x Over-sampling (CTRLA.SAMPR=2 or 3)		
0x0	7-8-9	3-4-5		
0x1	9-10-11	4-5-6		
0x2	11-12-13	5-6-7		
0x3	13-14-15	6-7-8		

• Bits 21:20 - RXPO[1:0]: Receive Data Pinout

These bits define the receive data (RxD) pin configuration.

These bits are not synchronized.



Table 24-8. Receive Data Pinout

RXPO[1:0]	Name	Description
0x0	PAD[0]	SERCOM PAD[0] is used for data reception
0x1	PAD[1]	SERCOM PAD[1] is used for data reception
0x2	PAD[2]	SERCOM PAD[2] is used for data reception
0x3	PAD[3]	SERCOM PAD[3] is used for data reception

Bits 19:18 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 17:16 - TXPO[1:0]: Transmit Data Pinout

These bits define the transmit data (TxD) and XCK pin configurations.

This bit is not synchronized.

Table 24-9. Transmit Data Pinout

ТХРО	TxD Pin Location	XCK Pin Location (When Applicable)	RTS	стѕ
0x0	SERCOM PAD[0]	SERCOM PAD[1]	N/A	N/A
0x1	SERCOM PAD[2]	SERCOM PAD[3]	N/A	N/A
0x2	SERCOM PAD[0]	N/A	SERCOM PAD[2]	SERCOM PAD[3]
0x3	Reserved			

Bits 15:13 – SAMPR[2:0]: Sample Rate

These bits define the sample rate.

These bits are not synchronized.

Table 24-10. Sample Rate

SAMPR[2:0]	Description
0x0	16x over-sampling using arithmetic baud rate generation.
0x1	16x over-sampling using fractional baud rate generation.
0x2	8x over-sampling using arithmetic baud rate generation.
0x3	8x over-sampling using fractional baud rate generation.
0x4	3x over-sampling using arithmetic baud rate generation.
0x5-0x7	Reserved

Bits 12:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – IBON: Immediate Buffer Overflow Notification

This bit controls when the buffer overflow status bit (STATUS.BUFOVF) is asserted when a buffer overflow occurs.



0: STATUS.BUFOVF is asserted when it occurs in the data stream.

1: STATUS.BUFOVF is asserted immediately upon buffer overflow.

Bit 7 – RUNSTDBY: Run In Standby

This bit defines the functionality in standby sleep mode.

This bit is not synchronized.

Table 24-11. Run In Standby

RUNSTDBY	External Clock	Internal Clock
0x0	External clock is disconnected when ongoing transfer is finished. All reception is dropped.	Generic clock is disabled when ongoing transfer is finished. The device can wake up on Receive Start or Transfer Complete interrupt.
0x1	Wake on Receive Start or Receive Complete interrupt.	Generic clock is enabled in all sleep modes. Any interrupt can wake up the device.

Bits 6:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:2 – MODE: Operating Mode

These bits must be written to 0x0 or 0x1 to select the USART serial communication interface of the SERCOM.

0x0: USART with external clock.

0x1: USART with internal clock.

These bits are not synchronized.

Bit 1 – ENABLE: Enable

0: The peripheral is disabled or being disabled.

1: The peripheral is enabled or being enabled.

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRLA.ENABLE will read back immediately and the Synchronization Enable Busy bit in the SYNCBUSY register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE is cleared when the operation is complete.

This bit is not enable-protected.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the SERCOM, except DBGCTRL, to their initial state, and the SERCOM will be disabled.

Writing a one to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded. Any register write access during the ongoing reset will result in an APB error. Reading any register will return the reset value of the register.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

This bit is not enable-protected.



24.8.2 Control B

Name: CTRLB
Offset: 0x04

Reset: 0x00000000

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
							RXEN	TXEN
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
								-
Bit	15	14	13	12	11	10	9	8
			PMODE			ENC	SFDE	COLDEN
Access	R	R	R/W	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
	_	_	_					_
Bit	7	6	5	4	3	2	1	0
		SBMODE					CHSIZE[2:0]	
Access	R	R/W	R	R	R	R/W	R/W	R/W
Reset								

Bits 31:18 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 17 - RXEN: Receiver Enable

0: The receiver is disabled or being enabled.

1: The receiver is enabled or will be enabled when the USART is enabled.

Writing a zero to this bit will disable the USART receiver. Disabling the receiver will flush the receive buffer and clear the FERR, PERR and BUFOVF bits in the STATUS register.

Writing a one to CTRLB.RXEN when the USART is disabled will set CTRLB.RXEN immediately. When the USART is enabled, CTRLB.RXEN will be cleared, and SYNCBUSY.CTRLB will be set and remain set until the receiver is enabled. When the receiver is enabled, CTRLB.RXEN will read back as one.

Writing a one to CTRLB.RXEN when the USART is enabled will set SYNCBUSY.CTRLB, which will remain set until the receiver is enabled, and CTRLB.RXEN will read back as one.

This bit is not enable-protected.

Bit 16 – TXEN: Transmitter Enable

0: The transmitter is disabled or being enabled.



1: The transmitter is enabled or will be enabled when the USART is enabled.

Writing a zero to this bit will disable the USART transmitter. Disabling the transmitter will not become effective until ongoing and pending transmissions are completed.

Writing a one to CTRLB.TXEN when the USART is disabled will set CTRLB.TXEN immediately. When the USART is enabled, CTRLB.TXEN will be cleared, and SYNCBUSY.CTRLB will be set and remain set until the transmitter is enabled. When the transmitter is enabled, CTRLB.TXEN will read back as one.

Writing a one to CTRLB.TXEN when the USART is enabled will set SYNCBUSY.CTRLB, which will remain set until the receiver is enabled, and CTRLB.TXEN will read back as one.

This bit is not enable-protected.

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 13 – PMODE: Parity Mode

This bit selects the type of parity used when parity is enabled (CTRLA.FORM is one). The transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The receiver will generate a parity value for the incoming data and parity bit, compare it to the parity mode and, if a mismatch is detected, STA-TUS.PERR will be set.

0: Even parity.

1: Odd parity.

This bit is not synchronized.

Bits 12:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 10 – ENC: Encoding Format

This bit selects the data encoding format.

0: Data is not encoded.

1: Data is IrDA encoded.

This bit is not synchronized.

Bit 9 – SFDE: Start of Frame Detection Enable

This bit controls whether the start-of-frame detector will wake up the device when a start bit is detected on the RxD line, according to the table below.

This bit is not synchronized.

SFDE	INTENSET.RXS	INTENSET.RXC	Description
0	×	X	Start-of-frame detection disabled.
1	0	0	Reserved
1	0	1	Start-of-frame detection enabled. RXC wakes up the device from all sleep modes.
1	1	0	Start-of-frame detection enabled. RXS wakes up the device from all sleep modes.
1	1	1	Start-of-frame detection enabled. Both RXC and RXS wake up the device from all sleep modes.

Bit 8 -- COLDEN: Collision Detection Enable

This bit enables collision detection.

0: Collision detection is not enabled.

1: Collision detection is enabled.



This bit is not synchronized.

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 6 – SBMODE: Stop Bit Mode

This bit selects the number of stop bits transmitted.

0: One stop bit.

1: Two stop bits.

This bit is not synchronized.

Bits 5:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 2:0 - CHSIZE[2:0]: Character Size

These bits select the number of bits in a character.

These bits are not synchronized.

Table 24-12. Character Size

CHSIZE[2:0]	Description
0x0	8 bits
0x1	9 bits
0x2-0x4	Reserved
0x5	5 bits
0x6	6 bits
0x7	7 bits



24.8.3 Baud

Name: BAUD
Offset: 0x0C
Reset: 0x0000

Property: Enable-Protected, Write-Protected

Bit	15	14	13	12	11	10	9	8	
	FP[2:0]/BAUD[15:13]				BAUD[12:8]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
				BAUI	D[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Arithmetic Baud Rate Generation (CTRLA.SAMPR[0]=0)

• Bits 15:0 – BAUD[15:0]: Baud Value
These bits control the clock generation, as described in the SERCOM Baud Rate section.

Fractional Baud Rate Generation (CTRLA.SAMPR[0]=1)

- Bits 15:13 FP[2:0]: Fractional Part
 These bits control the clock generation, as described in the SERCOM Baud Rate section.
- Bits 15:0 BAUD[12:0]: Baud Value

 These bits control the clock generation, as described in the SERCOM Baud Rate section.



24.8.4 Receive Pulse Length Register

Name: RXPL
Offset: 0x0E
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
	RXPL[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bits 7:0 – RXPL[7:0]: Receive Pulse Length

When the encoding format is set to IrDA (CTRLB.ENC=1), these bits control the minimum pulse length that is required for a pulse to be accepted by the IrDA receiver with regards to the serial engine clock period.

$$PULSE \ge (RXPL + 1) \times SE_{per}$$



24.8.5 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x14 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ERROR		RXBRK	CTSIC	RXS	RXC	тхс	DRE
Access	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7– ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Error Interrupt Enable bit, which disables the Error interrupt.

Bit 6 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 5 – RXBRK: Receive Break Interrupt Enable

0: Receive Break interrupt is disabled.

1: Receive Break interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Receive Break Interrupt Enable bit, which disables the Receive Break interrupt.

• Bit 4 – CTSIC: Clear to Send Input Change Interrupt Enable

0: Clear To Send Input Change interrupt is disabled.

1: Clear To Send Input Change interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Clear To Send Input Change Interrupt Enable bit, which disables the Clear To Send Input Change interrupt.

Bit 3 – RXS: Receive Start Interrupt Enable

0: Receive Start interrupt is disabled.

1: Receive Start interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Receive Start Interrupt Enable bit, which disables the Receive Start interrupt.

Bit 2 – RXC: Receive Complete Interrupt Enable

0: Receive Complete interrupt is disabled.

1: Receive Complete interrupt is enabled.

Writing a zero to this bit has no effect.



Writing a one to this bit will clear the Receive Complete Interrupt Enable bit, which disables the Receive Complete interrupt.

Bit 1 – TXC: Transmit Complete Interrupt Enable

0: Transmit Complete interrupt is disabled.

1: Transmit Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Complete Interrupt Enable bit, which disables the Receive Complete interrupt.

Bit 0 – DRE: Data Register Empty Interrupt Enable

0: Data Register Empty interrupt is disabled.

1: Data Register Empty interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Data Register Empty Interrupt Enable bit, which disables the Data Register Empty interrupt.



24.8.6 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x16 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
	ERROR		RXBRK	CTSIC	RXS	RXC	тхс	DRE	
Access	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	•
Reset	0	0	0	0	0	0	0	0	

Bit 7 – ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Error Interrupt Enable bit, which enables the Error interrupt.

Bits 6 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 5– RXBRK: Receive Break Interrupt Enable

0: Receive Break interrupt is disabled.

1: Receive Break interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Receive Break Interrupt Enable bit, which enables the Receive Break interrupt.

Bit 4 – CTSIC: Clear to Send Input Change Interrupt Enable

0: Clear To Send Input Change interrupt is disabled.

1: Clear To Send Input Change interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Clear To Send Input Change Interrupt Enable bit, which enables the Clear To Send Input Change interrupt.

Bit 3 – RXS: Receive Start Interrupt Enable

0: Receive Start interrupt is disabled.

1: Receive Start interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Receive Start Interrupt Enable bit, which enables the Receive Start interrupt.

Bit 2 – RXC: Receive Complete Interrupt Enable

0: Receive Complete interrupt is disabled.

1: Receive Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Receive Complete Interrupt Enable bit, which enables the Receive Complete interrupt.



Bit 1– TXC: Transmit Complete Interrupt Enable

0: Transmit Complete interrupt is disabled.

1: Transmit Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Transmit Complete Interrupt Enable bit, which enables the Transmit Complete interrupt.

• Bit 0 – DRE: Data Register Empty Interrupt Enable

0: Data Register Empty interrupt is disabled.

1: Data Register Empty interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Data Register Empty Interrupt Enable bit, which enables the Data Register Empty interrupt.



24.8.7 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x18 **Reset:** 0x00

Property:

Bit	7	6	5	4	3	2	1	0
	ERROR		RXBRK	CTSIC	RXS	RXC	тхс	DRE
Access	R/W	R	R/W	R/W	R/W	R	R/W	R
Reset	0	0	0	0	0	0	0	0

Bit 7– ERROR: Error

This flag is cleared by writing a one to it.

This bit is set when any error is detected. Errors that will set this flag have corresponding status flags in the STATUS register. Errors that will set this flag are COLL, ISF, BUFOVF, FERR, and PERR.Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bits 6 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 5 – RXBRK: Receive Break

This flag is cleared by writing a one to it.

This flag is set when auto-baud is enabled (CTRLA.FORM) and a break character is received.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bit 4 – CTSIC: Clear to Send Input Change

This flag is cleared by writing a one to it.

This flag is set when a change is detected on the CTS pin.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bit 3 – RXS: Receive Start

This flag is cleared by writing a one to it.

This flag is set when a start condition is detected on the RxD line and start-of-frame detection is enabled (CTRLB.SFDE is one).

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Receive Start interrupt flag.

Bit 2 – RXC: Receive Complete

This flag is cleared by reading the Data register (DATA) or by disabling the receiver.

This flag is set when there are unread data in DATA.

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

Bit 1 – TXC: Transmit Complete

This flag is cleared by writing a one to it or by writing new data to DATA.



This flag is set when the entire frame in the transmit shift register has been shifted out and there are no new data in DATA.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bit 0 – DRE: Data Register Empty

This flag is cleared by writing new data to DATA.

This flag is set when DATA is empty and ready to be written.

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.



24.8.8 Status

 Name:
 STATUS

 Offset:
 0x1A

 Reset:
 0x0000

Property:

Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			COLL	ISF	стѕ	BUFOVF	FERR	PERR
Access	R	R	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 5 – COLL: Collision Detected

This bit is cleared by writing a one to the bit or by disabling the receiver.

This bit is set when collision detection is enabled (CTRLB.COLDEN) and a collision is detected.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.

Bit 4 – ISF: Inconsistent Sync Field

This bit is cleared by writing a one to the bit or by disabling the receiver.

This bit is set when the frame format is set to auto-baud (CTRLA.FORM) and a sync field not equal to 0x55 is received.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.

• Bit 3 - CTS: Clear to Send

This bit indicates the current level of the CTS pin when flow control is enabled (CTRLA.TXPO).

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

Bit 2 – BUFOVF: Buffer Overflow

Reading this bit before reading the Data register will indicate the error status of the next character to be read.

This bit is cleared by writing a one to the bit or by disabling the receiver.

This bit is set when a buffer overflow condition is detected. A buffer overflow occurs when the receive buffer is full, there is a new character waiting in the receive shift register and a new start bit is detected.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.

Bit 1 – FERR: Frame Error

Reading this bit before reading the Data register will indicate the error status of the next character to be read.



This bit is cleared by writing a one to the bit or by disabling the receiver.

This bit is set if the received character had a frame error, i.e., when the first stop bit is zero.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.

• Bit 0 – PERR: Parity Error

Reading this bit before reading the Data register will indicate the error status of the next character to be read.

This bit is cleared by writing a one to the bit or by disabling the receiver.

This bit is set if parity checking is enabled (CTRLA.FORM is 0x1 or 0x5) and a parity error is detected.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.



24.8.9 Syncbusy Register

Name: SYNCBUSY

Offset: 0x1C

Reset: 0x00000000

Property:

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						CTRLB	ENABLE	SWRST
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2- CTRLB: CTRLB Synchronization Busy

Writing CTRLB when the SERCOM is enabled requires synchronization. When written, the SYNCBUSY.CTRLB bit will be set until synchronization is complete. If CTRLB is written while SYNCBUSY.CTRLB is asserted, an APB error will be generated.

0: CTRLB synchronization is not busy.

1: CTRLB synchronization is busy.

Bit 1 – ENABLE: SERCOM Enable Synchronization Busy

Enabling and disabling the SERCOM (CTRLA.ENABLE) requires synchronization. When written, the SYNC-BUSY.ENABLE bit will be set until synchronization is complete.

Writes to any register (except for CTRLA.SWRST) while enable synchronization is on-going will be discarded and an APB error will be generated.

0: Enable synchronization is not busy.

1: Enable synchronization is busy.



Bit 0 – SWRST: Software Reset Synchronization Busy

Resetting the SERCOM (CTRLA.SWRST) requires synchronization. When written, the SYNCBUSY.SWRST bit will be set until synchronization is complete.

Writes to any register while synchronization is on-going will be discarded and an APB error will be generated.

- 0: SWRST synchronization is not busy.
- 1: SWRST synchronization is busy.



24.8.10 Data

 Name:
 DATA

 Offset:
 0x28

 Reset:
 0x0000

Property: -

Bit	15	14	13	12	11	10	9	8		
								DATA[8]		
Access	R	R	R	R	R	R	R	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
	DATA[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

Bits 15:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 8:0 – DATA[8:0]: Data

Reading these bits will return the contents of the Receive Data register. The register should be read only when the Receive Complete Interrupt Flag bit in the Interrupt Flag Status and Clear register (INTFLAG.RXC) is set. The status bits in STATUS should be read before reading the DATA value in order to get any corresponding error.

Writing these bits will write the Transmit Data register. This register should be written only when the Data Register Empty Interrupt Flag bit in the Interrupt Flag Status and Clear register (INTFLAG.DRE) is set.



24.8.11 Debug Control

Name: DBGCTRL

Offset: 0x30 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
								DBGSTOP
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 0 - DBGSTOP: Debug Stop Mode

This bit controls the baud-rate generator functionality when the CPU is halted by an external debugger.

0: The baud-rate generator continues normal operation when the CPU is halted by an external debugger.

1: The baud-rate generator is halted when the CPU is halted by an external debugger.



25. SERCOM SPI - SERCOM Serial Peripheral Interface

25.1 Overview

The serial peripheral interface (SPI) is one of the available modes in the Serial Communication Interface (SERCOM). Refer to "SERCOM – Serial Communication Interface" on page 415 for details.


The SPI uses the SERCOM transmitter and receiver configured as shown in "Full-Duplex SPI Master Slave Interconnection" on page 461. Each side, master and slave, depicts a separate SPI containing a shift register, a transmit buffer and two receive buffers. In addition, the SPI master uses the SERCOM baud-rate generator, while the SPI slave can use the SERCOM address match logic. Fields shown in capital letters are synchronous to CLK_SERCOMx_APB and accessible by the CPU, while fields with lowercase letters are synchronous to the SCK clock.

25.2 Features

- Full-duplex, four-wire interface (MISO, MOSI, SCK, _SS)
- Single-buffered transmitter, double-buffered receiver
- Supports all four SPI modes of operation
- Single data direction operation allows alternate function on MISO or MOSI pin
- Selectable LSB- or MSB-first data transfer
- Can be used with DMA
- Master operation:
 - Serial clock speed up to half the system clock
 - 8-bit clock generator
 - Hardware controlled _SS
- Slave operation:
 - Serial clock speed up to the system clock
 - Optional 8-bit address match operation
 - Operation in all sleep modes
 - Wake on _SS transition

25.3 Block Diagram

Figure 25-1. Full-Duplex SPI Master Slave Interconnection



25.4 Signal Description

Signal Name	Туре	Description
PAD[3:0]	Digital I/O	General SERCOM pins



Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped to one of several pins.

25.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

25.5.1 I/O Lines

Using the SERCOM's I/O lines requires the I/O pins to be configured using port configuration (PORT). Refer to "PORT" on page 363 for details.

When the SERCOM is configured for SPI operation, the pins should be configured according to Table 25-1. If the receiver is disabled, the data input pin can be used for other purposes. In master mode the slave select line (_SS) is hardware controlled when Master Slave Select Enable (CTRLB.MSSEN) is set to one.

Table 25-1. SPI Pin Configuration

Pin	Master SPI	Slave SPI
MOSI	Output	Input
MISO	Input	Output
SCK	Output	Input
_SS	Output (CTRLB.MSSEN=1)	Input

The combined configuration of PORT and the Data In/Data Out and Data Out Pinout bit groups in Control A register will define the physical position of the SPI signals in Table 25-1.

25.5.2 Power Management

The SPI can continue to operate in any sleep mode. The SPI interrupts can be used to wake up the device from sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

25.5.3 Clocks

The SERCOM bus clock (CLK_SERCOMx_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_SERCOMx_APB can be found in the Peripheral Clock Masking section in the "PM – Power Manager" on page 102.

A generic clock (GCLK_SERCOMx_CORE) is required to clock the SPI. This clock must be configured and enabled in the Generic Clock Controller before using the SPI. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

This generic clock is asynchronous to the bus clock (CLK_SERCOMx_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 471 for further details.

25.5.4 DMA

The DMA request lines are connected to the DMA controller (DMAC). Using the SERCOM DMA requests, requires the DMA controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details.

25.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the SPI, interrupts requires the Interrupt Controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.



25.5.6 Events

Not applicable.

25.5.7 Debug Operation

When the CPU is halted in debug mode, the SPI continues normal operation. If the SPI is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging. The SPI can be forced to halt operation during debugging. Refer to the Debug Control (DBGCTRL) register for details.

25.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Interrupt Flag Clear and Status register (INTFLAG)
- Status register (STATUS)
- Data register (DATA)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

25.5.9 Analog Connections

Not applicable.

25.6 Functional Description


25.6.1 Principle of Operation

The SPI is a high-speed synchronous data transfer interface. It allows fast communication between the device and peripheral devices.

The SPI can operate as master or slave. As master, the SPI initiates and controls all data transactions. The SPI is single buffered for transmitting and double buffered for receiving. When transmitting data, the Data register can be loaded with the next character to be transmitted while the current transmission is in progress. For receiving, this means that the data is transferred to the two-level receive buffer upon reception, and the receiver is ready for a new character.

The SPI transaction format is shown in Figure 25-2, where each transaction can contain one or more characters. The character size is configurable, and can be either 8 or 9 bits.

Figure 25-2. SPI Transaction Format



The SPI master must initiate a transaction by pulling low the slave select line (_SS) of the desired slave. The master and slave prepare data to be sent in their respective shift registers, and the master generates the serial clock on the SCK line.



Data are always shifted from master to slave on the master output, slave input line (MOSI), and from slave to master on the master input, slave output line (MISO). The master signals the end of the transaction by pulling the _SS line high.

As each character is shifted out from the master, another character is shifted in from the slave.

25.6.2 Basic Operation

25.6.2.1 Initialization

The following registers are enable-protected, meaning that they can only be written when the SPI is disabled (CTRL.ENABLE is zero):

- Control A register (CTRLA), except Enable (CTRLA.ENABLE) and Software Reset (CTRLA.SWRST)
- Control B register (CTRLB), except Receiver Enable (CTRLB.RXEN)
- Baud register (BAUD)
- Address register (ADDR)

Any writes to these registers when the SPI is enabled or is being enabled (CTRLA.ENABLE is one) will be discarded. Writes to these registers while the SPI is being disabled will be completed after the disabling is complete.

Enable-protection is denoted by the Enable-Protection property in the register description.

Before the SPI is enabled, it must be configured, as outlined by the following steps:

- SPI mode in master or slave operation must be selected by writing 0x2 or 0x3 to the Operating Mode bit group in the Control A register (CTRLA.MODE)
- Transfer mode must be selected by writing the Clock Polarity bit and the Clock Phase bit in the Control A register (CTRLA.CPOL and CTRLA.CPHA)
- Transaction format must be selected by writing the Frame Format bit group in the Control A register (CTRLA.FORM)
- SERCOM pad to use for the receiver must be selected by writing the Data In Pinout bit group in the Control A register (CTRLA.DIPO)
- SERCOM pads to use for the transmitter, slave select and serial clock must be selected by writing the Data Out Pinout bit group in the Control A register (CTRLA.DOPO)
- Character size must be selected by writing the Character Size bit group in the Control B register (CTRLB.CHSIZE)
- Data direction must be selected by writing the Data Order bit in the Control A register (CTRLA.DORD)
- If the SPI is used in master mode, the Baud register (BAUD) must be written to generate the desired baud rate
- If the SPI is used in master mode and Hardware SS control is required, the Master Slave Select Enable bit in CTRLB register (CTRLB.MSSEN) should be set to 1.
- The receiver can be enabled by writing a one to the Receiver Enable bit in the Control B register (CTRLB.RXEN)

25.6.2.2 Enabling, Disabling and Resetting

The SPI is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The SPI is disabled by writing a zero to CTRLA.ENABLE.

The SPI is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the SPI, except DBGCTRL, will be reset to their initial state, and the SPI will be disabled. Refer to CTRLA for details.

25.6.2.3 Clock Generation

In SPI master operation (CTRLA.MODE is 0x3), the serial clock (SCK) is generated internally using the SERCOM baudrate generator. When used in SPI mode, the baud-rate generator is set to synchronous mode, and the 8-bit Baud register (BAUD) value is used to generate SCK, clocking the shift register. Refer to "Clock Generation – Baud-Rate Generator" on page 418 for more details.

In SPI slave operation (CTRLA.MODE is 0x2), the clock is provided by an external master on the SCK pin. This clock is used to directly clock the SPI shift register.



25.6.2.4 Data Register

The SPI Transmit Data register (TxDATA) and SPI Receive Data register (RxDATA) share the same I/O address, referred to as the SPI Data register (DATA). Writing the DATA register will update the Transmit Data register. Reading the DATA register will return the contents of the Receive Data register.

25.6.2.5 SPI Transfer Modes

There are four combinations of SCK phase and polarity with respect to the serial data. The SPI data transfer modes are shown in Table 25-2 and Figure 25-3. SCK phase is selected by the Clock Phase bit in the Control A register (CTRLA.CPHA). SCK polarity is selected by the Clock Polarity bit in the Control A register (CTRLA.CPOL). Data bits are shifted out and latched in on opposite edges of the SCK signal, ensuring sufficient time for the data signals to stabilize.


Table 25-2. SPI Transfer Modes

Mode	CPOL	СРНА	Leading Edge	Trailing Edge
0	0	0	Rising, sample	Falling, setup
1	0	1	Rising, setup	Falling, sample
2	1	0	Falling, sample	Rising, setup
3	1	1	Falling, setup	Rising, sample

Leading edge is the first clock edge in a clock cycle, while trailing edge is the second clock edge in a clock cycle.



Figure 25-3. SPI Transfer Modes



25.6.2.6 Transferring Data

Master

When configured as a master (CTRLA.MODE is 0x3), if Master Slave Select Enable (CTRLB.MSSEN) is set to zero the _SS line can be located at any general purpose I/O pin, and must be configured as an output. When the SPI is ready for a data transaction, software must pull the _SS line low. If Master Slave Enable Select (CTRLB.MSSEN) is set to one, hardware controls the SS line.

When writing a character to the Data register (DATA), the character will be transferred to the shift register when the shift register is empty. Once the contents of TxDATA have been transferred to the shift register, the Data Register Empty flag in the Interrupt Flag Status and Clear register (INTFLAG.DRE) is set, and a new character can be written to DATA.

As each character is shifted out from the master, another character is shifted in from the slave. If the receiver is enabled (CTRLA.RXEN is one), the contents of the shift register will be transferred to the two-level receive buffer. The transfer takes place in the same clock cycle as the last data bit is shifted in, and the Receive Complete Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.RXC) will be set. The received data can be retrieved by reading DATA.



When the last character has been transmitted and there is no valid data in DATA, the Transmit Complete Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.TXC) is set. When the transaction is finished, the master must indicate this to the slave by pulling the _SS line high. If Master Slave Select Enable (CTRLB.MSSEN) is set to zero, the software must pull the _SS line high.

Slave

When configured as a slave (CTRLA.MODE is 0x2), the SPI interface will remain inactive, with the MISO line tri-stated as long as the _SS pin is pulled high. Software may update the contents of DATA at any time, as long as the Data Register Empty flag in the Interrupt Status and Clear register (INTFLAG.DRE) is set.

When _SS is pulled low and SCK is running, the slave will sample and shift out data according to the transaction mode set. When the contents of TxDATA have been loaded into the shift register, INTFLAG.DRE is set, and new data can be written to DATA. Similar to the master, the slave will receive one character for each character transmitted. On the same clock cycle as the last data bit of a character is received, the character will be transferred into the two-level receive buffer. The received character can be retrieved from DATA when Receive Complete interrupt flag (INTFLAG.RXC) is set.

When the master pulls the _SS line high, the transaction is done and the Transmit Complete Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.TXC) is set.

Once DATA is written, it takes up to three SCK clock cycles before the content of DATA is ready to be loaded into the shift register. When the content of DATA is ready to be loaded, this will happen on the next character boundary. As a consequence, the first character transferred in a SPI transaction will not be the content of DATA. This can be avoided by using the preloading feature.

Refer to "Preloading of the Slave Shift Register" on page 468.

When transmitting several characters in one SPI transaction, the data has to be written to DATA while there are at least three SCK clock cycles left in the current character transmission. If this criteria is not met, then the previous character received will be transmitted.

After the DATA register is empty, it takes three CLK_SERCOM_APB cycles for INTFLAG.DRE to be set.

25.6.2.7 Receiver Error Bit

The SPI receiver has one error bit: the Buffer Overflow bit (BUFOVF), which can be read from the Status register (STATUS). Upon error detection, the bit will be set until it is cleared by writing a one to it. The bit is also automatically cleared when the receiver is disabled.

There are two methods for buffer overflow notification. When the immediate buffer overflow notification bit (CTRLA.IBON) is set, STATUS.BUFOVF is set immediately upon buffer overflow. Software can then empty the receive FIFO by reading RxDATA until the receive complete interrupt flag (INTFLAG.RXC) goes low.

When CTRLA.IBON is zero, the buffer overflow condition travels with data through the receive FIFO. After the received data is read, STATUS.BUFOVF and INTFLAG.ERROR will be set along with INTFLAG.RXC, and RxDATA will be zero.

25.6.3 Additional Features

25.6.3.1 Address Recognition

When the SPI is configured for slave operation (CTRLA.MODE is 0x2) with address recognition (CTRLA.FORM is 0x2), the SERCOM address recognition logic is enabled. When address recognition is enabled, the first character in a transaction is checked for an address match. If there is a match, then the Receive Complete Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.RXC) is set, the MISO output is enabled and the transaction is processed. If there is no match, the transaction is ignored.

If the device is in sleep mode, an address match can wake up the device in order to process the transaction. If the address does not match, then the complete transaction is ignored. If a 9-bit frame format is selected, only the lower 8 bits of the shift register are checked against the Address register (ADDR).

Refer to "Address Match and Mask" on page 421 for further details.




25.6.3.2 Preloading of the Slave Shift Register

When starting a transaction, the slave will first transmit the contents of the shift register before loading new data from DATA. The first character sent can be either the reset value of the shift register (if this is the first transmission since the last reset) or the last character in the previous transmission. Preloading can be used to preload data to the shift register while SS is high and eliminate sending a dummy character when starting a transaction.

In order to guarantee enough set-up time before the first SCK edge, enough time must be given between _SS going low and the first SCK sampling edge, as shown in Figure 25-4.

Preloading is enabled by setting the Slave Data Preload Enable bit in the Control B register (CTRLB.PLOADEN).

Figure 25-4. Timing Using Preloading




Only one data character written to DATA will be preloaded into the shift register while the synchronized _SS signal (see Figure 25-4) is high. The next character written to DATA before _SS is pulled low will be stored in DATA until transfer begins. If the shift register is not preloaded, the current contents of the shift register will be shifted out.

25.6.3.3 Master with Several Slaves

Master with multiple slaves in parallel feature is available only when Master Slave Select Enable (CTRLB.MSSEN) is set to zero and hardware _SS control is disabled. If the bus consists of several SPI slaves, an SPI master can use general purpose I/O pins to control the _SS line to each of the slaves on the bus, as shown in Figure 25-5. In this configuration, the single selected SPI slave will drive the tri-state MISO line.


Figure 25-5. Multiple Slaves in Parallel



An alternate configuration is shown in Figure 25-6. In this configuration, all n attached slaves are connected in series. A common _SS line is provided to all slaves, enabling them simultaneously. The master must shift n characters for a complete transaction. Depending on the Master Slave Select Enable bit (CTRLB.MSSEN), _SS line is controlled either by hardware or by user software and normal GPIO



Figure 25-6. Multiple Slaves in Series



25.6.3.4 Loop-back Mode


By configuring the Data In Pinout (CTRLA.DIPO) and Data Out Pinout (CTRLA.DOPO) to use the same data pins for transmit and receive, loop-back is achieved. The loop-back is through the pad, so the signal is also available externally.

25.6.3.5 Hardware Controlled _SS

In master mode, a single _SS chip select can be controlled by hardware by setting the Master Slave Select Enable (CTRLB.MSSEN) bit to one. In this mode, the _SS pin is driven low for a minimum of one baud cycle before transmission begins, and stays low for a minimum of one baud cycle after transmission completes. If back-to-back frames are transmitted, the SS pin will always be driven high for a minimum of one baud cycle between frames.

In Figure 25-7, the time T is between one and two baud cycles depending on the SPI transfer mode.

Figure 25-7. Hardware Controlled SS



When MSSEN is set to zero, the SS pin(s) is/are controlled by user software and normal GPIO.

25.6.3.6 Slave Select Low Detection

In slave mode the SPI is capable of waking the CPU when the slave select (_SS) goes low. When the Slave Select Low Detect is enabled (CTRLB.SSDE=1), a high to low transition will set the Slave Select Low interrupt flag (INTFLAG.SSL) and the device will wake if applicable.



25.6.4 DMA, Interrupts and Events

Table 25-3. Module Request for SERCOM SPI

Condition	Interrupt request	Event output	Event input	DMA request	DMA request is cleared
Data Register Empty	x			x	When data is written
Transmit Complete	x				
Receive Complete	x			x	When data is read
Slave Select low	x				
Error	x				

25.6.5 DMA Operation

The SPI generates the following DMA requests:

- Data received (RX): The request is set when data is available in the receive FIFO. The request is cleared when DATA is read.
- Data transmit (TX): The request is set when the transmit buffer (TX DATA) is empty. The request is cleared when DATA is written.

25.6.6 Interrupts

The SPI has the following interrupt sources:

- Error
- Slave Select Low
- Receive Complete
- Transmit Complete
- Data Register Empty

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the SPI is reset. See the register description for details on how to clear interrupt flags.

The SPI has one common interrupt request line for all the interrupt sources. The user must read INTFLAG to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

For details on clearing interrupt flags, refer to INTFLAG.

25.6.7 Events

Not applicable.



25.6.8 Sleep Mode Operation

During master operation, the generic clock will continue to run in idle sleep mode. If the Run In Standby bit in the Control A register (CTRLA.RUNSTDBY) is one, the GCLK_SERCOM_CORE will also be enabled in standby sleep mode. Any interrupt can wake up the device.

If CTRLA.RUNSTDBY is zero during master operation, GLK_SERCOMx_CORE will be disabled when the ongoing transaction is finished. Any interrupt can wake up the device.

During slave operation, writing a one to CTRLA.RUNSTDBY will allow the Receive Complete interrupt to wake up the device.

If CTRLA.RUNSTDBY is zero during slave operation, all reception will be dropped, including the ongoing transaction.

25.6.9 Synchronization

Due to the asynchronicity between CLK_SERCOMx_APB and GCLK_SERCOMx_CORE, some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the corresponding Synchronization Busy bit in the Synchronization register (SYNCBUSY) will be set immediately, and cleared when synchronization is complete.

If an operation that requires synchronization is executed while the corresponding SYNCBUSY bit is one, a peripheral bus error is generated.

The following bits need synchronization when written:

- Software Reset bit in the Control A register (CTRLA.SWRST). SYNCBUSY.SWRST is set to one while synchronization is in progress.
- Enable bit in the Control A register (CTRLA.ENABLE). SYNCBUSY.ENABLE is set to one while synchronization is in progress.
- Receiver Enable bit in the Control B register (CTRLB.RXEN). SYNCBUSY.CTRLB is set to one while synchronization is in progress.

CTRLB.RXEN behaves somewhat differently than described above. Refer to CTRLB for details.

Write-synchronization is denoted by the Write-Synchronized property in the register description.



25.7 Register Summary

Offset	Name	Bit Pos.								
0x00		7:0	RUNSTDBY				MODE[2:0]		ENABLE	SWRST
0x01		15:8								IBON
0x02	CTRLA	23:16			DIPO	D[1:0]			DOPO	D[1:0]
0x03		31:24		DORD	CPOL	СРНА		FORI	M[3:0]	
0x04		7:0		PLOADEN					CHSIZE[2:0]	
0x05	OTDL D	15:8	AMOE	DE[1:0]	MSSEN				SSDE	
0x06	CTRLB	23:16							RXEN	
0x07		31:24								
0x08	Reserved									
0x09	Reserved									
0x0A	Reserved									
0x0B	Reserved									
0x0C	BAUD	7:0				BAU	D[7:0]			
0x0D	Reserved									
0x0E	Reserved									
0x0F	Reserved									
0x10	Reserved									
0x11	Reserved									
0x12	Reserved									
0x13	Reserved									
0x14	INTENCLR	7:0	ERROR				SSL	RXC	TXC	DRE
0x15	Reserved									
0x16	INTENSET	7:0	ERROR				SSL	RXC	TXC	DRE
0x17	Reserved									
0x18	INTFLAG	7:0	ERROR				SSL	RXC	TXC	DRE
0x19	Reserved									
0x1A	STATUS	7:0						BUFOVF		
0x1B		15:8								
0x1C		7:0						CTRLB	ENABLE	SWRST
0x1D	SYNCBUSY	15:8								
0x1E		23:16								
0x1F		31:24								
0x20	Reserved									
0x21	Reserved									
0x22	Reserved									
0x23	Reserved									



0x24		7:0		ADDF	R[7:0]		
0x25	ADDR	15:8					
0x26	ADDR	23:16		ADDRMA	ASK[7:0]		
0x27		31:24					
0x28	DATA	7:0		DATA	[7:0]		
0x29	DATA	15:8					DATA[8]
0x2A	Reserved						
0x2B	Reserved						
0x2C	Reserved						
0x2D	Reserved						
0x2E	Reserved						
0x2F	Reserved						
0x30	DBGCTRL	7:0					DBGSTOP



25.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 463 for details.

Some registers require synchronization when read and/or written. Write-synchronization is denoted by the Write-Synchronized property in each individual register description. Refer to "Synchronization" on page 471 for details.

Some registers are enable-protected, meaning they can only be written when the USART is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



25.8.1 Control A

Name: CTRLA
Offset: 0x00

Reset: 0x00000000

Property: Write-Protected, Enable-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
		DORD	CPOL	СРНА		FORM	N[3:0]	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
			DIPC	[1:0]			DOPO	D[1:0]
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
								IBON
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RUNSTDBY				MODE[2:0]		ENABLE	SWRST
Access	R/W	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 31 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 30 – DORD: Data Order

This bit indicates the data order when a character is shifted out from the Data register.

0: MSB is transferred first.

1: LSB is transferred first.

This bit is not synchronized.

Bit 29 – CPOL: Clock Polarity

In combination with the Clock Phase bit (CPHA), this bit determines the SPI transfer mode.

- 0: SCK is low when idle. The leading edge of a clock cycle is a rising edge, while the trailing edge is a falling edge.
- 1: SCK is high when idle. The leading edge of a clock cycle is a falling edge, while the trailing edge is a rising edge. This bit is not synchronized.

Bit 28 – CPHA: Clock Phase

In combination with the Clock Polarity bit (CPOL), this bit determines the SPI transfer mode.



0: The data is sampled on a leading SCK edge and changed on a trailing SCK edge.

1: The data is sampled on a trailing SCK edge and changed on a leading SCK edge.

This bit is not synchronized.

Table 25-4. SPI Transfer Modes

Mode	CPOL	СРНА	Leading Edge	Trailing Edge
0x0	0	0	Rising, sample	Falling, change
0x1	0	1	Rising, change	Falling, sample
0x2	1	0	Falling, sample	Rising, change
0x3	1	1	Falling, change	Rising, sample

Bits 27:24 – FORM[3:0]: Frame Format

Table 25-5 shows the various frame formats supported by the SPI. When a frame format with address is selected, the first byte received is checked against the ADDR register.

Table 25-5. Frame Format

FORM[3:0]	Name	Description
0x0	SPI	SPI frame
0x1	-	Reserved
0x2	SPI_ADDR	SPI frame with address
0x3-0xF	-	Reserved

Bits 23:22 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 21:20 – DIPO[1:0]: Data In Pinout

These bits define the data in (DI) pad configurations.

In master operation, DI is MISO.

In slave operation, DI is MOSI.

These bits are not synchronized.

Table 25-6. Data In Pinout

DIPO[1:0]	Name	Description
0x0	PAD[0]	SERCOM PAD[0] is used as data input
0x1	PAD[1]	SERCOM PAD[1] is used as data input
0x2	PAD[2]	SERCOM PAD[2] is used as data input
0x3	PAD[3]	SERCOM PAD[3] is used as data input

Bits 19:18 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



• Bit 17:16 – DOPO: Data Out Pinout

This bit defines the available pad configurations for data out (DO) and the serial clock (SCK). In slave operation, the slave select line (_SS) is controlled by DOPO, while in master operation the _SS line is controlled by the port configuration.

In master operation, DO is MOSI.

In slave operation, DO is MISO.

These bits are not synchronized.

Table 25-7. Data Out Pinout

DOPO	DO	SCK	Slave _SS	Master_SS
0x0	PAD[0]	PAD[1]	PAD[2]	System configuration
0x1	PAD[2]	PAD[3]	PAD[1]	System configuration
0x2	PAD[3]	PAD[1]	PAD[2]	System configuration
0x3	PAD[0]	PAD[3]	PAD[1]	System configuration

Bits 15:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – IBON: Immediate Buffer Overflow Notification

This bit controls when the buffer overflow status bit (STATUS.BUFOVF) is asserted when a buffer overflow occurs.

0: STATUS.BUFOVF is asserted when it occurs in the data stream.

1: STATUS.BUFOVF is asserted immediately upon buffer overflow.

This bit is not synchronized.

• Bit 7 – RUNSTDBY: Run In Standby

This bit defines the functionality in standby sleep mode.

These bits are not synchronized.

Table 25-8. Run In Standby Configuration

RUNSTDBY	Slave	Master
0x0	Disabled. All reception is dropped, including the ongoing transaction.	Generic clock is disabled when ongoing transaction is finished. All interrupts can wake up the device.
0x1	Wake on Receive Complete interrupt.	Generic clock is enabled while in sleep modes. All interrupts can wake up the device.

Bits 6:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:2 – MODE: Operating Mode

These bits must be written to 0x2 or 0x3 to select the SPI serial communication interface of the SERCOM.

0x2: SPI slave operation

0x3: SPI master operation

These bits are not synchronized.

Bit 1 – ENABLE: Enable

0: The peripheral is disabled or being disabled.



1: The peripheral is enabled or being enabled.

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately and the Synchronization Enable Busy bit in the

Bit 0 – SWRST: Software Reset

- 0: There is no reset operation ongoing.
- 1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the SERCOM, except DBGCTRL, to their initial state, and the SERCOM will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded. Any register write access during the ongoing reset will result in an APB error. Reading any register will return the reset value of the register.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY. SWRST will both be cleared when the reset is complete.

This bit is not enable-protected.



25.8.2 Control B

Name: CTRLB
Offset: 0x04

Reset: 0x00000000

Property: Write-Protected, Enable-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
							RXEN	
Access	R	R	R	R	R	R	R/W	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	AMOD	DE[1:0]	MSSEN				SSDE	
Access	R/W	R/W	R/W	R	R	R	R/W	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		PLOADEN					CHSIZE[2:0]	
Access	R	R/W	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:18 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 17 - RXEN: Receiver Enable

0: The receiver is disabled or being enabled.

1: The receiver is enabled or it will be enabled when SPI is enabled.

Writing a zero to this bit will disable the SPI receiver immediately. The receive buffer will be flushed, data from ongoing receptions will be lost and STATUS.BUFOVF will be cleared.

Writing a one to CTRLB.RXEN when the SPI is disabled will set CTRLB.RXEN immediately. When the SPI is enabled, CTRLB.RXEN will be cleared, SYNCBUSY.CTRLB will be set and remain set until the receiver is enabled. When the receiver is enabled CTRLB.RXEN will read back as one.

Writing a one to CTRLB.RXEN when the SPI is enabled will set SYNCBUSY.CTRLB, which will remain set until the receiver is enabled, and CTRLB.RXEN will read back as one.

This bit is not enable-protected.



Bit 16 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 15:14 - AMODE: Address Mode

These bits set the slave addressing mode when the frame format (CTRLA.FORM) with address is used. They are unused in master mode.

Table 25-9. Address Mode

AMODE[1:0]	Name	Description
0x0	MASK	ADDRMASK is used as a mask to the ADDR register
0x1	2_ADDRS	The slave responds to the two unique addresses in ADDR and ADDRMASK
0x2	RANGE	The slave responds to the range of addresses between and including ADDR and ADDRMASK. ADDR is the upper limit
0x3		Reserved

Bit 13 – MSSEN: Master Slave Select Enable

This bit enables hardware slave select (SS) control.

0: Hardware _SS control is disabled.

1: Hardware _SS control is enabled.

Bits 12:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – SSDE: Slave Select Low Detect Enable

This bit enables wake up when the slave select (_SS) pin transitions from high to low.

0: _SS low detector is disabled.

1: SS low detector is enabled.

Bits 8:7 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 6 – PLOADEN: Slave Data Preload Enable

Setting this bit will enable preloading of the slave shift register when there is no transfer in progress. If the _SS line is high when DATA is written, it will be transferred immediately to the shift register.

Bits 5:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:0 – CHSIZE[2:0]: Character Size

Table 25-10. Character Size

CHSIZE[2:0]	Name	Description
0x0	8BIT	8 bits
0x1	9BIT	9 bits
0x2-0x7		Reserved



25.8.3 Baud Rate

Name: BAUD
Offset: 0x0C
Reset: 0x00

Property: Write-Protected, Enable-Protected

Bit	7	6	5	4	3	2	1	0
	BAUD[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 7:0 – BAUD: Baud Register

These bits control the clock generation, as described in the SERCOM "Clock Generation – Baud-Rate Generator" on page 418.



25.8.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x14 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ERROR				SSL	RXC	тхс	DRE
Access	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7– ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Error Interrupt Enable bit, which disables the Error interrupt.

Bits 6:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3– SSL: Slave Select Low Interrupt Enable

0: Slave Select Low interrupt is disabled.

1: Slave Select Low interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Slave Select Low Interrupt Enable bit, which disables the Slave Select Low interrupt.

Bit 2 – RXC: Receive Complete Interrupt Enable

0: Receive Complete interrupt is disabled.

1: Receive Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Receive Complete Interrupt Enable bit, which disables the Receive Complete interrupt.

Bit 1 – TXC: Transmit Complete Interrupt Enable

0: Transmit Complete interrupt is disabled.

1: Transmit Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Complete Interrupt Enable bit, which disable the Transmit Complete interrupt.

• Bit 0 - DRE: Data Register Empty Interrupt Enable

0: Data Register Empty interrupt is disabled.

1: Data Register Empty interrupt is enabled.

Writing a zero to this bit has no effect.



Writing a one to this bit will clear the Data Register Empty Interrupt Enable bit, which disables the Data Register Empty interrupt.



25.8.5 Interrupt Enable Set

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x16 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ERROR				SSL	RXC	тхс	DRE
Access	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Error Interrupt Enable bit, which enables the Error interrupt.

Bits 6:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – SSL: Slave Select Low Interrupt Enable

0: Slave Select Low interrupt is disabled.

1: Slave Select Low interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Slave Select Low Interrupt Enable bit, which enables the Slave Select Low interrupt.

Bit 2 – RXC: Receive Complete Interrupt Enable

0: Receive Complete interrupt is disabled.

1: Receive Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Receive Complete Interrupt Enable bit, which enables the Receive Complete interrupt.

Bit 1 – TXC: Transmit Complete Interrupt Enable

0: Transmit Complete interrupt is disabled.

1: Transmit Complete interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Transmit Complete Interrupt Enable bit, which enables the Transmit Complete interrupt.

Bit 0 – DRE: Data Register Empty Interrupt Enable

0: Data Register Empty interrupt is disabled.

1: Data Register Empty interrupt is enabled.

Writing a zero to this bit has no effect.



Writing a one to this bit will set the Data Register Empty Interrupt Enable bit, which enables the Data Register Empty interrupt.



25.8.6 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x18 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	ERROR				SSL	RXC	тхс	DRE
Access	R/W	R	R	R	R/W	R	R/W	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – ERROR: Error

This flag is cleared by writing a one to it.

This bit is set when any error is detected. Errors that will set this flag have corresponding status flags in the STATUS register. The BUFOVF error will set this interrupt flag.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bits 6:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – SSL: Slave Select Low

This flag is cleared by writing a one to it.

This bit is set when a high to low transition is detected on the _SS pin in slave mode and Slave Select Low Detect (CTRLB.SSDE) is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bit 2 – RXC: Receive Complete

This flag is cleared by reading the Data (DATA) register or by disabling the receiver.

This flag is set when there are unread data in the receive buffer. If address matching is enabled, the first data received in a transaction will be an address.

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

Bit 1 – TXC: Transmit Complete

This flag is cleared by writing a one to it or by writing new data to DATA.

In master mode, this flag is set when the data have been shifted out and there are no new data in DATA.

In slave mode, this flag is set when the _SS pin is pulled high. If address matching is enabled, this flag is only set if the transaction was initiated with an address match.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bit 0 – DRE: Data Register Empty

This flag is cleared by writing new data to DATA.

This flag is set when DATA is empty and ready for new data to transmit.

Writing a zero to this bit has no effect.



Writing a one to this bit has no effect.



25.8.7 Status

Name: STATUS
Offset: 0x1A
Reset: 0x0000

Droportu

Р	ro	ре	rı	y	:	_

Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						BUFOVF		
Access	R	R	R	R	R	R/W	R	R
Reset	0	0	0	0	0	0	0	0

Bits 15:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – BUFOVF: Buffer Overflow

Reading this bit before reading DATA will indicate the error status of the next character to be read.

This bit is cleared by writing a one to the bit or by disabling the receiver.

This bit is set when a buffer overflow condition is detected. An overflow condition occurs if the two-level receive buffer is full when the last bit of the incoming character is shifted into the shift register. All characters shifted into the shift registers before the overflow condition is eliminated by reading DATA will be lost.

When set, the corresponding RxDATA will be 0.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.

Bits 1:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



25.8.8 Syncbusy Register

Name: SYNCBUSY

Offset: 0x1C

Reset: 0x00000000

Property:

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						CTRLB	ENABLE	SWRST
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2- CTRLB: CTRLB Synchronization Busy

Writing CTRLB when the SERCOM is enabled requires synchronization. When written, the SYNCBUSY.CTRLB bit will be set until synchronization is complete. If CTRLB is written while SYNCBUSY.CTRLB is asserted, an APB error will be generated.

0: CTRLB synchronization is not busy.

1: CTRLB synchronization is busy.

Bit 1 – ENABLE: SERCOM Enable Synchronization Busy

Enabling and disabling the SERCOM (CTRLA.ENABLE) requires synchronization. When written, the SYNC-BUSY.ENABLE bit will be set until synchronization is complete.

Writes to any register (except for CTRLA.SWRST) while enable synchronization is on-going will be discarded and an APB error will be generated.

0: Enable synchronization is not busy.

1: Enable synchronization is busy.



Bit 0 – SWRST: Software Reset Synchronization Busy

Resetting the SERCOM (CTRLA.SWRST) requires synchronization. When written, the SYNCBUSY.SWRST bit will be set until synchronization is complete.

Writes to any register while synchronization is on-going will be discarded and an APB error will be generated.

- 0: SWRST synchronization is not busy.
- 1: SWRST synchronization is busy.



25.8.9 Address

Name: ADDR Offset: 0x24

Reset: 0x00000000

Property: Write-Protected, Enable-Protected

Bit	31	30	29	28	27	26	25	24	
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
	ADDRMASK[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	ADDR[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bits 31:24 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 23:16 - ADDRMASK[7:0]: Address Mask

These bits hold the address mask when the transaction format (CTRLA.FORM) with address is used.

Bits 15:8 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:0 – ADDR[7:0]: Address

These bits hold the address when the transaction format (CTRLA.FORM) with address is used.



25.8.10 Data

 Name:
 DATA

 Offset:
 0x28

 Reset:
 0x0000

Property: -

Bit	15	14	13	12	11	10	9	8	
								DATA[8]	
Access	R	R	R	R	R	R	R	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	DATA[7:0]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 15:9 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 8:0 – DATA[8:0]: Data

Reading these bits will return the contents of the receive data buffer. The register should be read only when the Receive Complete Interrupt Flag bit in the Interrupt Flag Status and Clear register (INTFLAG.RXC) is set. Writing these bits will write the transmit data buffer. This register should be written only when the Data Register

Empty Interrupt Flag bit in the Interrupt Flag Status and Clear register (INTFLAG.DRE) is set.



25.8.11 Debug Control

Name: DBGCTRL

Offset: 0x30 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
								DBGSTOP
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 0 - DBGSTOP: Debug Stop Mode

This bit controls the functionality when the CPU is halted by an external debugger.

0: The baud-rate generator continues normal operation when the CPU is halted by an external debugger.

1: The baud-rate generator is halted when the CPU is halted by an external debugger.



26. SERCOM I²C - SERCOM Inter-Integrated Circuit

26.1 Overview

The inter-integrated circuit (I²C) interface is one of the available modes in the serial communication interface (SERCOM). Refer to "SERCOM – Serial Communication Interface" on page 415 for details.


The I²C interface uses the SERCOM transmitter and receiver configured as shown in Figure 26-1. Fields shown in capital letters are registers accessible by the CPU, while lowercase fields are internal to the SERCOM. Each side, master and slave, depicts a separate I²C interface containing a shift register, a transmit buffer and a receive buffer. In addition, the I²C master uses the SERCOM baud-rate generator, while the I²C slave uses the SERCOM address match logic.

26.2 Features

- Master or slave operation
- Can be used with DMA
- Philips I²C compatible
- SMBus[™] compatible
- PMBus compatible
- 100kHz and 400kHz, 1MHz and 3.4MHz support at low system clock frequencies
- Physical interface includes:
 - Slew-rate limited outputs
 - Filtered inputs
- Slave operation:
 - · Operation in all sleep modes
 - Wake-up on address match
 - 7-bit and 10-bit Address match in hardware for:
 - Unique address and/or 7-bit general call address
 - Address range
 - Two unique addresses can be used with DMA

26.3 Block Diagram

Figure 26-1. I²C Single-Master Single-Slave Interconnection





26.4 Signal Description

Signal Name	Type	Description
PAD[0]	Digital I/O	SDA
PAD[1]	Digital I/O	SCL
PAD[2]	Digital I/O	SDA_OUT (4-wire)
PAD[3]	Digital I/O	SDC_OUT (4-wire)

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins. Note that not all the pins are I²C pins. Refer to Table 5-1 for details on the pin type for each pin.

26.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

26.5.1 I/O Lines

Using the SERCOM's I/O lines requires the I/O pins to be configured. Refer to "PORT" on page 363 for details.

26.5.2 Power Management

The I²C will continue to operate in any sleep mode where the selected source clock is running. I²C interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

26.5.3 Clocks

The SERCOM bus clock (CLK_SERCOMx_APB, where i represents the specific SERCOM instance number) is enabled by default, and can be enabled and disabled in the Power Manager. Refer to "PM – Power Manager" on page 102 for details.

The SERCOM bus clock (CLK_SERCOMx_APB) is enabled by default, and can be enabled and disabled in the Power Manager. Refer to "PM – Power Manager" on page 102 for details.

Two generic clocks are used by the SERCOM (GCLK_SERCOMx_CORE and GCLK_SERCOM_SLOW). The core clock (GCLK_SERCOMx_CORE) is required to clock the SERCOM while operating as a master, while the slow clock (GCLK_SERCOM_SLOW) is required only for certain functions. These clocks must be configured and enabled in the Generic Clock Controller (GCLK) before using the SERCOM. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

These generic clocks are asynchronous to the SERCOM bus clock (CLK_SERCOMx_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to the "Synchronization" on page 511 section for further details.

26.5.4 DMA

The DMA request lines are connected to the DMA controller (DMAC). Using the SERCOM DMA requests, requires the DMA controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details.

26.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the I²C interrupts requires the Interrupt Controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.



26.5.6 Events

Not applicable.

26.5.7 Debug Operation

When the CPU is halted in debug mode, the I²C interface continues normal operation. If the I²C interface is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging. The I²C interface can be forced to halt operation during debugging.

Refer to the DBGCTRL register for details.

26.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Interrupt Flag Status and Clear register (INTFLAG)
- Status register (STATUS)
- Address register (ADDR)
- Data register (DATA)

Write-protection is denoted by the Write-Protected property in the register description.

Write-protection does not apply to accesses through en external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

26.5.9 Analog Connections

Not applicable.

26.6 Functional Description

26.6.1 Principle of Operation

The I²C interface uses two physical lines for communication:

- Serial Data Line (SDA) for packet transfer
- Serial Clock Line (SCL) for the bus clock

A transaction starts with the start condition, followed by a 7-bit address and a direction bit (read or write) sent from the I²C master. The addressed I²C slave will then acknowledge (ACK) the address, and data packet transactions can commence. Every 9-bit data packet consists of 8 data bits followed by a one-bit reply indicating whether the data was acknowledged or not. In the event that a data packet is not acknowledged (NACK), whether sent from the I²C slave or master, it will be up to the I²C master to either terminate the connection by issuing the stop condition, or send a repeated start if more data is to be transceived.

Figure 26-2 illustrates the possible transaction formats and Figure 26-3 explains the legend used.



Figure 26-2. Basic I²C Transaction Diagram





Figure 26-3. Transaction Diagram Syntax



26.6.2 Basic Operation

26.6.2.1 Initialization

The following registers are enable-protected, meaning they can be written only when the I²C interface is disabled (CTRLA.ENABLE is zero):

- Control A register (CTRLA), except Enable (CTRLA.ENABLE) and Software Reset (CTRLA.SWRST)
- Control B register (CTRLB), except Acknowledge Action (CTRLB.ACKACT) and Command (CTRLB.CMD)
- Baud Rate register (BAUD)
- Address register (ADDR) while in slave operation



Any writes to these bits or registers when the I²C interface is enabled or is being enabled (CTRLA.ENABLE is one) will be discarded. Writes to these registers while the I²C interface is being disabled will be completed after the disabling is complete.

Enable-protection is denoted by the Enable-Protection property in the register description.

Before the I²C interface is enabled, it must be configured as outlined by the following steps:

I²C mode in master or slave operation must be selected by writing 0x4 or 0x5 to the Operating Mode bit group in the Control A register (CTRLA.MODE)

- SCL low time-out can be enabled by writing to the SCL Low Time-Out bit in the Control A register (CTRLA.LOWTOUT)
- In master operation, the inactive bus time-out can be set in the Inactive Time-Out bit group in the Control A register (CTRLA.INACTOUT)
- Hold time for SDA can be set in the SDA Hold Time bit group in the Control A register (CTRLA.SDAHOLD)
- Smart operation can be enabled by writing to the Smart Mode Enable bit in the Control B register (CTRLB.SMEN)
- In slave operation, the address match configuration must be set in the Address Mode bit group in the Control B register (CTRLB.AMODE)
- In slave operation, the addresses must be set, according to the selected address configuration, in the Address and Address Mask bit groups in the Address register (ADDR.ADDR and ADDR.ADDRMASK)
- In master operation, the Baud Rate register (BAUD) must be written to generate the desired baud rate

26.6.2.2 Enabling, Disabling and Resetting


The I^2C interface is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The I^2C interface is disabled by writing a zero to CTRLA.ENABLE. The I^2C interface is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the I^2C interface, except DBGCTRL, will be reset to their initial state, and the I^2C interface will be disabled. Refer to CTRLA for details.

26.6.2.3 I²C Bus State Logic

The bus state logic includes several logic blocks that continuously monitor the activity on the I²C bus lines in all sleep modes. The start and stop detectors and the bit counter are all essential in the process of determining the current bus state. The bus state is determined according to the state diagram shown in Figure 26-4. Software can get the current bus state by reading the Master Bus State bits in the Status register (STATUS.BUSSTATE). The value of STATUS.BUSSTATE in the figure is shown in binary.



Figure 26-4. Bus State Diagram



The bus state machine is active when the I²C master is enabled. After the I²C master has been enabled, the bus state is unknown. From the unknown state, the bus state machine can be forced to enter the idle state by writing to STATUS.BUSSTATE accordingly. However, if no action is taken by software, the bus state will become idle if a stop condition is detected on the bus. If the inactive bus time-out is enabled, the bus state will change from unknown to idle on the occurrence of a time-out. Note that after a known bus state is established, the bus state logic will not re-enter the unknown state from either of the other states.

When the bus is idle it is ready for a new transaction. If a start condition is issued on the bus by another I²C master in a multimaster setup, the bus becomes busy until a stop condition is detected. The stop condition will cause the bus to reenter the IDLE state. If the inactive bus time-out (SMBus) is enabled, the bus state will change from busy to idle on the occurrence of a time-out. If a start condition is generated internally by writing the Address bit group in the Address register (ADDR.ADDR) while in idle state, the owner state is entered. If the complete transaction was performed without interference, i.e., arbitration not lost, the I²C master is allowed to issue a stop condition, which in turn will cause a change of the bus state back to idle. However, if a packet collision is detected when in the owner state, the arbitration is assumed lost and the bus state becomes busy until a stop condition is detected.


A repeated start condition will change the bus state only if arbitration is lost while issuing a repeated start.

26.6.2.4 Clock Generation (Standard-mode, Fast-mode and Fast-mode Plus Transfers)

The Master I²C clock (SCL) frequency is determined by a number of factors. The low (T_{LOW}) and high (T_{HIGH}) times are determined by the Baud Rate register (BAUD), while the rise (T_{RISE}) and fall (T_{FALL}) times are determined by the bus topology. Because of the wired-AND logic of the bus, T_{FALL} will be considered as part of T_{LOW} . Likewise, T_{RISE} will be in a state between T_{LOW} and T_{HIGH} until a high state has been detected.



Figure 26-5. SCL Timing



The following parameters are timed using the SCL low time period. This comes from the Master Baud Rate Low bit group in the Baud Rate register (BAUD.BAUDLOW) when non-zero, or the Master Baud Rate bit group in the Baud Rate register (BAUD.BAUD) when BAUD.BAUDLOW is zero.

- T_{LOW} Low period of SCL clock
- T_{SU:STO} Set-up time for stop condition
- T_{BUF} Bus free time between stop and start conditions
- T_{HD:STA} Hold time (repeated) start condition
- T_{SU:STA} Set-up time for repeated start condition
- T_{HIGH} is timed using the SCL high time count from BAUD.BAUD
- T_{RISE} is determined by the bus impedance; for internal pull-ups. Refer to "Electrical Characteristics" on page 900 for details.
- T_{FALL} is determined by the open-drain current limit and bus impedance; can typically be regarded as zero.
 Refer to "Electrical Characteristics" on page 900 for details.

The SCL frequency is given by:

$$f_{SCL} = \frac{1}{T_{LOW} + T_{HIGH} + T_{RISE}}$$

When BAUD.BAUDLOW is zero, the BAUD.BAUD value is used to time both SCL high and SCL low. In this case the following formula will give the SCL frequency:

$$f_{SCL} = \frac{f_{GCLK}}{2(5 + BAUD) + f_{GCLK}T_{RISE}}$$

When BAUD.BAUDLOW is non-zero, the following formula is used to determine the SCL frequency:

$$f_{SCL} = \frac{f_{GCLK}}{10 + BAUD + BAUDLOW + f_{GCLK}T_{RISE}}$$



When BAUDLOW is non-zero, the following formula can be used to determine the SCL frequency:

$$f_{SCL} = \frac{f_{GCLK}}{10 + BAUD + BAUDLOW + f_{GCLK}T_{RISE}}$$

The following formulas can be used to determine the SCL T_{LOW} and T_{HIGH} times:

$$T_{low} = \frac{BAUD.BAUDLOW + 5}{f_{GCLK}}$$

$$T_{HIGH} = \frac{BAUD.BAUD + 5}{f_{GCLK}}$$

For Fast-mode Plus the nominal high to low SCL ratio is 1 to 2 and BAUD should be set accordingly. At a minimum, BAUD.BAUD and/or BAUD.BAUDLOW must be non-zero.

26.6.2.5 Master Clock Generation (High-speed mode Transfer)

For High-speed mode transfers, there is no SCL synchronization, so the SCL frequency is determined by the GCLK frequency and the High-speed BAUD setting. When HSBAUDLOW is zero, the HSBAUD value is used to time both SCL high and SCL low. In this case the following formula can be used to determine the SCL frequency.

$$f_{SCL} = \frac{f_{GCLK}}{2(1 + HSBAUD)}$$

When HSBAUDLOW is non-zero, the following formula can be used to determine the SCL frequency.

$$f_{SCL} = \frac{f_{GCLK}}{2 + HSBAUD + HSBAUDLOW}$$

For High-speed the nominal high to low SCL ratio is 1 to 2 and HSBAUD should be set accordingly. At a minimum, BAUD.BAUD and/or BAUD.BAUDLOW must be non-zero.

26.6.2.6 I²C Master Operation


The I²C master is byte-oriented and interrupt based. The number of interrupts generated is kept at a minimum by automatic handling of most events. Auto-triggering of operations and a special smart mode, which can be enabled by writing a one to the Smart Mode Enable bit in the Control A register (CTRLA.SMEN), are included to reduce software driver complexity and code size.

The I2C master has two interrupt strategies. When SCL Stretch Mode (CTRLA.SCLSM) is set to zero, SCL is stretched before or after the acknowledge bit . In this mode the I²C master operates according to the behavior diagram shown in Figure 26-6. The circles with a capital letter M followed by a number (M1, M2... etc.) indicate which node in the figure the bus logic can jump to based on software or hardware interaction.

This diagram is used as reference for the description of the I²C master operation throughout the document.



Figure 26-6. I²C Master Behavioral Diagram (SCLSM=0)



In the second strategy (SCLSM=1), interrupts only occur after the ACK bit as shown in Figure 26-7. This strategy can be used when it is not necessary to check DATA before acknowledging.

Note that setting SCLSM to 1 is required for High-speed mode.



APPLICATION MASTER WRITE INTERRUPT + SCL HOLD M1 M2 М3 (M4 s **ADDRESS** R/W Wait for Ā R/W **IDLE** $\overline{\mathbf{w}}$ Α Sr DATA Α/Ā MASTER READ INTERRUPT+ SCL HOLD Software interaction √M4 The master provides data Р on the bus Addressed slave provides Sr data on the bus

Figure 26-7. I²C Master Behavioral Diagram (SCLSM=1)

Transmitting Address Packets

The I²C master starts a bus transaction by writing ADDR.ADDR with the I²C slave address and the direction bit. If the bus is busy, the I²C master will wait until the bus becomes idle before continuing the operation. When the bus is idle, the I²C master will issue a start condition on the bus. The I²C master will then transmit an address packet using the address written to ADDR.ADDR.

R A

After the address packet has been transmitted by the I²C master, one of four cases will arise, based on arbitration and transfer direction.

Case 1: Arbitration lost or bus error during address packet transmission

If arbitration was lost during transmission of the address packet, the Master on Bus bit in the Interrupt Flag register (INTFLAG.MB) and the Arbitration Lost bit in the Status register (STATUS.ARBLOST) are both set. Serial data output to SDA is disabled, and the SCL is released, which disables clock stretching. In effect the I²C master is no longer allowed to perform any operation on the bus until the bus is idle again. A bus error will behave similarly to the arbitration lost condition. In this case, the MB interrupt flag and Master Bus Error bit in the Status register (STATUS.BUSERR) are both set in addition to STATUS.ARBLOST.

The Master Received Not Acknowledge bit in the Status register (STATUS.RXNACK) will always contain the last successfully received acknowledge or not acknowledge indication.

In this case, software will typically inform the application code of the condition and then clear the interrupt flag before exiting the interrupt routine. No other flags have to be cleared at this point, because all flags will be cleared automatically the next time the ADDR.ADDR register is written.

Case 2: Address packet transmit complete - No ACK received

If no I²C slave device responds to the address packet, then the INTFLAG.MB interrupt flag is set and STATUS.RXNACK is set. The clock hold is active at this point, preventing further activity on the bus.

The missing ACK response can indicate that the I²C slave is busy with other tasks or sleeping and, therefore, not able to respond. In this event, the next step can be either issuing a stop condition (recommended) or resending the address



A/Ā

DATA

packet by using a repeated start condition. However, the reason for the missing acknowledge can be that an invalid I²C slave address has been used or that the I²C slave is for some reason disconnected or faulty. If using SMBus logic, the slave must ACK the address, and hence no action means the slave is not available on the bus.

Case 3: Address packet transmit complete - Write packet, Master on Bus set

If the I^2C master receives an acknowledge response from the I^2C slave, INTFLAG.MB is set and STATUS.RXNACK is cleared. The clock hold is active at this point, preventing further activity on the bus.

In this case, the software implementation becomes highly protocol dependent. Three possible actions can enable the I²C operation to continue. The three options are:

- The data transmit operation is initiated by writing the data byte to be transmitted into DATA.DATA.
- Transmit a new address packet by writing ADDR. A repeated start condition will automatically be inserted before the address packet.
- Issue a stop condition, consequently terminating the transaction.

Case 4: Address packet transmit complete - Read packet, Slave on Bus set

If the I²C master receives an ACK from the I²C slave, the I²C master proceeds to receive the next byte of data from the I²C slave. When the first data byte is received, the Slave on Bus bit in the Interrupt Flag register (INTFLAG.SB) is set and STATUS.RXNACK is cleared. The clock hold is active at this point, preventing further activity on the bus.

In this case, the software implementation becomes highly protocol dependent. Three possible actions can enable the I²C operation to continue. The three options are:

- Let the I²C master continue to read data by first acknowledging the data received. This is automatically done when reading DATA.DATA if the smart mode is enabled.
- Transmit a new address packet.
- Terminate the transaction by issuing a stop condition.

An ACK or NACK will be automatically transmitted for the last two alternatives if smart mode is enabled. The Acknowledge Action bit in the Control B register (CTRLB.ACKACT) determines whether ACK or NACK should be sent.

Transmitting Data Packets

When an address packet with direction set to write has been successfully transmitted, INTFLAG.MB will be set and the I²C master can start transmitting data by writing to DATA.DATA. The I²C master transmits data via the I²C bus while continuously monitoring for packet collisions. If a collision is detected, the I²C master looses arbitration and STATUS.ARBLOST is set. If the transmit was successful, the I²C master automatically receives an ACK bit from the I²C slave and STATUS.RXNACK will be cleared. INTFLAG.MB will be set in both cases, regardless of arbitration outcome.

Testing STATUS.ARBLOST and handling the arbitration lost condition in the beginning of the I²C Master on Bus interrupt is recommended. This can be done, as there is no difference between handling address and data packet arbitration.

STATUS.RXNACK must be checked for each data packet transmitted before the next data packet transmission can commence. The I²C master is not allowed to continue transmitting data packets if a NACK is given from the I²C slave.

Receiving Data Packets (SCLSM=0)

When INTFLAG.SB is set, the I²C master will already have received one data packet. The I²C master must respond by sending either an ACK or NACK. Sending a NACK might not be successfully executed as arbitration can be lost during the transmission. In this case, a loss of arbitration will cause INTFLAG.SB to not be set on completion. Instead, INTFLAG.MB will be used to indicate a change in arbitration. Handling of lost arbitration is the same as for data bit transmission.

Receiving Data Packets (SCLSM=1)

When INTFLAG.SB is set, the I²C master will already have received one data packet and transmitted the ACKACT bit. At this point the ACKACT must be set to the correct value for the next ACK bit, and the transaction can continue by reading DATA and issuing a command if not in smart mode.




High-speed Mode

High-speed transfers are a multi-step process as shown in Figure 26-8. First, a master code (0000 1nnn where nnn is a unique master code) is transmitted in Full-speed mode, followed by a NACK since no slave should acknowledge. Arbitration is performed only during the Full-speed Master Code phase. The master code is transmitted by writing the master code to the address register (ADDR) with the high-speed bit (ADDR.HS) written to zero.

After the Master Code and NACK have been transmitted, the master write interrupt will be asserted. At this point, the slave address can be written to the ADDR register with the ADDR.HS bit set to one. The master will then generate a repeated start followed by the slave address in High-speed mode. The bus will remain in High-speed mode until a stop is generated. If a repeated start is desired, the ADDR.HS bit must again be written to 1 along with the new address to be transmitted.

Figure 26-8. High Speed Transfer



Transmitting in High-speed mode requires the I2C master to be configured in High-speed mode (SPEED=0b10) and the SCL clock stretch mode (SCLSM) bit set to one.

10-Bit Addressing

When 10-bit addressing is enabled (TENBITEN=1) and the ADDR register is written, the two address bytes will be transmitted as shown in Figure 26-9. The addressed slave acknowledges the two address bytes and the transaction continues. Regardless of whether the transaction is a read or write, the master must start by sending the 10-bit address with the read/write bit (ADDR.ADDR[0]) equal to zero.

If the master receives a NACK after the first byte, then the write interrupt flag will be raised and the NACK bit will be set. If the first byte is acknowledged by one or more slaves, then the master will proceed to transmit the second address byte and the master will first see the write interrupt flag after the second byte is transmitted.

If the transaction is a read, the 10-bit address transmission must be followed by a repeated start and the first 7 bits of the address with the read/write bit equal to 1.

Figure 26-9. 10-Bit Address Transmission for a Read Transaction



This implies the following procedure for a 10-bit read operation:

- Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must be set (can be written simultaneously with ADDR) and read/write bit (ADDR.ADDR[0]) equal to 0.
- When the master write interrupt is asserted, write ADDR[7:0] register to "11110 address[9:8] 1". ADDR.TENBITEN must be cleared (can be written simultaneously with ADDR).
- Proceed to transmit data.




26.6.2.7 I²C Slave Operation

The I²C slave is byte-oriented and interrupt-based. The number of interrupts generated is kept at a minimum by automatic handling of most events. Auto triggering of operations and a special smart mode, which can be enabled by writing a 1 to the Smart Mode Enable bit in the Control A register (CTRLA.SMEN), are included to reduce software's complexity and code size.

The I²C slave has two interrupt strategies. When SCL Stretch Mode (CTRLA.SCLSM) is set to zero, SCL is stretched before or after the acknowledge bit. In this mode, the I²C slave operates according to the behavior diagram shown in Figure 26-10. The circles with a capital S followed by a number (S1, S2... etc.) indicate which node in the figure the bus logic can jump to based on software or hardware interaction.

This diagram is used as reference for the description of the I²C slave operation throughout the document.

Figure 26-10.I²C Slave Behavioral Diagram (SCLSM=0)




In the second strategy (SCLSM=1), interrupts only occur after the ACK bit as shown in Figure 26-11. This strategy can be used when it is not necessary to check DATA before acknowledging. For master reads, an address and data interrupt will be issued simultaneously after the address acknowledge, while for master writes, the first data interrupt will be seen after the first data byte has been received by the slave and the acknowledge bit has been sent to the master.

Note that setting SCLSM to 1 is required for High-speed mode.



Figure 26-11.Slave Behavioral Diagram (SCLSM=1)



Receiving Address Packets (SCLSM=0)

When SCLSM is zero, the I²C slave stretches the SCL line according to Figure 26-10. When the I²C slave is properly configured, it will wait for a start condition to be detected. When a start condition is detected, the successive address packet will be received and checked by the address match logic. If the received address is not a match, the packet is rejected and the I²C slave waits for a new start condition. The I²C slave Address Match bit in the Interrupt Flag register (INTFLAG.AMATCH) is set when a start condition followed by a valid address packet is detected. SCL will be stretched until the I²C slave clears INTFLAG.AMATCH. Because the I²C slave holds the clock by forcing SCL low, the software is given unlimited time to respond to the address.

The direction of a transaction is determined by reading the Read / Write Direction bit in the Status register (STATUS.DIR), and the bit will be updated only when a valid address packet is received.

If the Transmit Collision bit in the Status register (STATUS.COLL) is set, this indicates that the last packet addressed to the I²C slave had a packet collision. A collision causes the SDA and SCL lines to be released without any notification to software. The next AMATCH interrupt is, therefore, the first indication of the previous packet's collision. Collisions are intended to follow the SMBus Address Resolution Protocol (ARP).

After the address packet has been received from the I²C master, one of two cases will arise based on transfer direction.

Case 1: Address packet accepted - Read flag set

The STATUS.DIR bit is one, indicating an I²C master read operation. The SCL line is forced low, stretching the bus clock. If an ACK is sent, I²C slave hardware will set the Data Ready bit in the Interrupt Flag register (INTFLAG.DRDY), indicating data are needed for transmit. If not acknowledge is sent, the I²C slave will wait for a new start condition and address match

Typically, software will immediately acknowledge the address packet by sending an ACK/NACK bit. The I²C slave command CTRLB.CMD = 3 can be used for both read and write operation as the command execution is dependent on the STATUS.DIR bit.

Writing a one to INTFLAG.AMATCH will also cause an ACK/NACK to be sent corresponding to the CTRLB.ACKACT bit.

Case 2: Address packet accepted - Write flag set

The STATUS.DIR bit is cleared, indicating an I²C master write operation. The SCL line is forced low, stretching the bus clock. If an ACK is sent, the I²C slave will wait for data to be received. Data, repeated start or stop can be received.



If not acknowledge is sent, the I²C slave will wait for a new start condition and address match.

Typically, software will immediately acknowledge the address packet by sending an ACK/NACK bit. The I^2 C slave command CTRLB.CMD = 3 can be used for both read and write operation as the command execution is dependent on STATUS.DIR.

Writing a one to INTFLAG.AMATCH will also cause an ACK/NACK to be sent corresponding to the CTRLB.ACKACT bit.

Receiving Address Packets (SCLSM=1)

When SCLSM is one, the I²C slave only stretches the SCL line after an acknowledge according to Figure 26-11. When the I²C slave is properly configured, it will wait for a start condition to be detected. When a start condition is detected, the successive address packet will be received and checked by the address match logic. If the received address is not a match, the packet is rejected and the I²C slave waits for a new start condition. If the address matches, the acknowledge action (CTRLB.ACKACT) is automatically sent and the Address Match bit in the Interrupt Flag register (INTFLAG.AMATCH) is set. SCL will be stretched until the I²C slave clears INTFLAG.AMATCH. Because the I²C slave holds the clock by forcing SCL low, the software is given unlimited time to respond to the address.

The direction of a transaction is determined by reading the Read / Write Direction bit in the Status register (STATUS.DIR), and the bit will be updated only when a valid address packet is received.

If the Transmit Collision bit in the Status register (STATUS.COLL) is set, this indicates that the last packet addressed to the I²C slave had a packet collision. A collision causes the SDA and SCL lines to be released without any notification to software. The next AMATCH interrupt is, therefore, the first indication of the previous packet's collision. Collisions are intended to follow the SMBus Address Resolution Protocol (ARP).

After the address packet has been received from the I²C master, a one can be written to INTFLAG.AMATCH to clear it.

Receiving and Transmitting Data Packets (SCLSM=0)

After the I²C slave has received an address packet, it will respond according to the direction either by waiting for the data packet to be received or by starting to send a data packet by writing to DATA.DATA. When a data packet is received or sent, INTFLAG.DRDY will be set. Then, if the I²C slave was receiving data, it will send an acknowledge according to CTRLB.ACKACT.

Case 1: Data received

INTFLAG.DRDY is set, and SCL is held low pending SW interaction.

Case 2: Data sent

When a byte transmission is successfully completed, the INTFLAG.DRDY interrupt flag is set. If NACK is received, the I²C slave must expect a stop or a repeated start to be received. The I²C slave must release the data line to allow the I²C master to generate a stop or repeated start.

Upon stop detection, the Stop Received bit in the Interrupt Flag register (INTFLAG.PREC) will be set and the I²C slave will return to the idle state.

High Speed Mode

When the I²C slave is configured in High-speed mode (CTRLA.SPEED=0x2) with SCLSM set to one, switching between Full-speed and High-speed modes is automatic. When the slave recognizes a START followed by a master code transmission and a NACK, it automatically switches to High-speed mode and sets the High-speed status bit (STATUS.HS). The slave will then remain in High-speed mode until a STOP is received.

10-Bit Addressing


When 10-bit addressing is enabled (ADDR.TENBITEN=1) the two address bytes following a START will be checked against the 10-bit slave address recognition. The first byte of the address will always be acknowledged and the second byte will raise the address interrupt flag as shown in Figure 26-12.

If the transaction is a write, then the 10-bit address will be followed by N data bytes.



If the operation is a read, the 10-bit address will be followed by a repeated START and reception of "11110 ADDR[9:8] 1" and the second address interrupt will be received with the DIR bit set. The slave matches on the second address as it remembers that is was addressed by the previous 10-bit address.

Figure 26-12.10-bit Addressing




PMBus Group Command

When the group command bit is set (CTRLB.GCMD) and 7-bit addressing is used, a STOP interrupt will be generated if the slave has been addressed since the last STOP condition.

The group command protocol is used to send commands to more than one device. The commands are sent in one continuous transmission with a single STOP condition at the end. When the STOP condition is detected by the slaves addressed during the group command, they all begin executing the command they received.

Figure 26-13 shows an example where this slave is addressed by ADDRESS 1. This slave is addressed after a repeated START condition. There can be multiple slaves addressed before and after, then at the end of the group command, a single STOP is generated by the master. At this point a STOP interrupt is asserted.

Figure 26-13.PMBus Group Command Example



26.6.3 Additional Features

26.6.3.1 SMBus

The I²C hardware incorporates three hardware SCL low time-outs which allows a time-out to occur for SMBus SCL low time-out, master extend time-out, and slave extend time-out. These time-outs are driven by the GCLK_SERCOM_SLOW clock. The GCLK_SERCOM_SLOW clock is used to accurately time the time-out and must be configured to used a 32kHz oscillator. The I²C interface also allows for an SMBus compatible SDA hold time.

 T_{TIMEOUT}: SCL low time of 25-35 ms. – Measured for a single SCL low period. Enabled by bit CTRLA.LOWTOUTEN.



- T_{LOW:SEXT}:Cumulative clock low extend time of 25 ms Measured as the cumulative SCL low extend time by a slave device in a single message from the initial START to the STOP. Enabled by bit CTRLA.SEXTTOEN.
- T_{LOW:MEXT}: Cumulative clock low extend time of 10 ms. Measured as the cumulative SCL low extend time by the master device within a single byte from START-to-ACK, ACK-to-ACK, or ACK-to-STOP. Enabled by bit (CTRLA.MEXTTOEN.


26.6.3.2 Smart Mode

The I²C interface incorporates a special smart mode that simplifies application code and minimizes the user interaction needed to keep hold of the I²C protocol. The smart mode accomplishes this by letting the reading of DATA.DATA automatically issue an ACK or NACK based on the state of CTRLB.ACKACT.

26.6.3.3 4-Wire Mode

Setting the Pin Usage bit in the Control A register (CTRLA.PINOUT) for master or slave to 4-wire mode enables operation as shown in Figure 26-14. In this mode, the internal I^2C tri-state drivers are bypassed, and an external, I^2C -compliant tri-state driver is needed when connecting to an I^2C bus.

Figure 26-14.I2C Pad Interface



26.6.3.4 Quick Command

Setting the Quick Command Enable bit in the Control B register (CTRLB.QCEN) enables quick command. When quick command is enabled, the corresponding interrupt flag is set immediately after the slave acknowledges the address. At this point, the software can either issue a stop command or a repeated start by writing CTRLB.CMD or ADDR.ADDR.

26.6.4 DMA Operation

Smart mode (CTRLB.SMEN) must be enabled for DMA operation.

26.6.4.1 Slave DMA

When using the I²C slave with DMA, an address match will cause the address interrupt flag (INTFLAG.ADDRMATCH) to be raised. After the interrupt has been serviced, data transfer will be performed through DMA.

The I²C slave generates the following requests:

- Write data received (RX): The request is set when master write data is received. The request is cleared when DATA is read.
- Read data needed for transmit (TX): The request is set when data is needed for a master read operation. The
 request is cleared when DATA is written.



26.6.4.2 Master DMA

When using the I²C master with DMA, the ADDR register must be written with the desired address (ADDR.ADDR), transaction length (ADDR.LEN), and transaction length enable (ADDR.LENEN). When ADDR.LENEN is written to 1 along with ADDR.ADDR, ADDR.LEN determines the number of data bytes in the transaction from 0 to 255. DMA is then used to transfer ADDR.LEN bytes followed by an automatically generated NACK (for master reads) and a STOP.

If a NACK is received by the slave for a master write transaction before ADDR.LEN bytes, a STOP will be automatically generated and the length error (STATUS.LENERR) will be raised along with the INTFLAG.ERROR interrupt.

The I²C master generates the following requests:

- Read data received (RX): The request is set when master read data is received. The request is cleared when DATA is read.
- Write data needed for transmit (TX): The request is set when data is needed for a master write operation. The
 request is cleared when DATA is written.

26.6.5 Interrupts

The I²C slave has the following interrupt sources:

- Error
- Data Ready
- Address Match
- Stop Received

The I²C master has the following interrupt sources:

- Error
- Slave on Bus
- Master on Bus

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the I²C is reset. See INTFLAG for details on how to clear interrupt flags.

The I²C has one common interrupt request line for all the interrupt sources. The user must read INTFLAG to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

26.6.6 Sleep Mode Operation

During I²C master operation, the generic clock (GCLK_SERCOMx_CORE) will continue to run in idle sleep mode. If the Run In Standby bit in the Control A register (CTRLA.RUNSTDBY) is one, the GLK_SERCOMx_CORE will also run in standby sleep mode. Any interrupt can wake up the device.

If CTRLA.RUNSTDBY is zero during I²C master operation, the GLK_SERCOMx_CORE will be disabled when an ongoing transaction is finished. Any interrupt can wake up the device.

During I²C slave operation, writing a one to CTRLA.RUNSTDBY will allow the Address Match interrupt to wake up the device.

In I²C slave operation, all receptions will be dropped when CTRLA.RUNSTDBY is zero.

26.6.7 Synchronization

Due to the asynchronicity between CLK_SERCOMx_APB and GCLK_SERCOMx_CORE, some registers must be synchronized when accessed. A register can require:



- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the corresponding Synchronization Busy bit in the Synchronization register (SYNCBUSY) will be set immediately, and cleared when synchronization is complete.

If an operation that requires synchronization is executed while the corresponding SYNCBUSY bit is one, a peripheral bus error is generated.

The following bits need synchronization when written:

- Software Reset bit in the Control A register (CTRLA.SWRST). SYNCBUSY.SWRST is set to one while synchronization is in progress.
- Enable bit in the Control A register (CTRLA.ENABLE). SYNCBUSY.ENABLE is set to one while synchronization is in progress.
- Write to Bus State bits in the Status register (STATUS.BUSSTATE). SYNCBUSY.SYSOP is set to one while synchronization is in progress.
- Address bits in the Address register (ADDR.ADDR) when in master operation. SYNCBUSY.SYSOP is set to one while synchronization is in progress.
- Data (DATA) when in master operation. SYNCBUSY.SYSOP is set to one while synchronization is in progress.

Write-synchronization is denoted by the Write-Synchronized property in the register description.



26.7 Register Summary

Table 26-1. Register Summary – Slave Mode

Offset	Name	Bit Pos.								
0x00		7:0	RUNSTDBY				MODE[2:0]=10	0	ENABLE	SWRST
0x01		15:8								
0x02	- CTRLA	23:16	SEXTTOEN		SDAHO	LD[1:0]				PINOUT
0x03		31:24		LOWTOUT			SCLSM		SPEED	[1:0]
0x04		7:0								
0x05		15:8	AMODI	AMODE[1:0]				AACKEN	GCMD	SMEN
0x06	- CTRLB	23:16						ACKACT	CMD[1:0]
0x07		31:24								
0x08	Reserved									
	Reserved									
0x13	Reserved									
0x14	INTENCLR	7:0	ERROR					DRDY	AMATCH	PREC
0x15	Reserved									
0x16	INTENSET	7:0	ERROR					DRDY	AMATCH	PREC
0x17	Reserved									
0x18	INTFLAG	7:0	ERROR					DRDY	AMATCH	PREC
0x19	Reserved									
0x1A	0747110	7:0	CLKHOLD	LOWTOUT		SR	DIR	RXNACK	COLL	BUSERR
0x1B	- STATUS	15:8	SYNCBUSY					HS	SEXTTOUT	



Table 26-1. Register Summary – Slave Mode (Continued)

Offset	Name	Bit Pos.								
0x1C		7:0							ENABLE	SWRST
0x1D	0.4100110.4	15:8								
0x1E	SYNCBUSY	23:16								
0x1F		31:24								
0x20	Reserved									
0x21	Reserved									
0x22	Reserved									
0x23	Reserved									
0x24		7:0				ADDR[6:0]				GENCEN
0x25	4000	15:8	TENBITEN						ADDR[9:7]	
0x26	ADDR	23:16		ADDRMASK[6:0]						
0x27		31:24							ADDRMASK[9:7]	
0x28	7:0				,	DATA	\ [7:0]			
0x29	DATA	15:8								



Table 26-2. Register Summary – Master Mode

Offset	Name	Bit Pos										
0x00		7:0	RUNSTDBY				MODE[2:0]=101		ENABLE	SWRST		
0x01	OTDI A	15:8										
0x02	CTRLA	23:16	SEXTTOEN	MEXTTOEN	SDAHC	DLD[1:0]				PINOUT		
0x03	_	31:24		LOWTOUT	INACTO	OUT[1:0]	SCLSM		SPEED[1:0]			
0x04		7:0										
0x05	OTDI D	15:8							QCEN	SMEN		
0x06	CTRLB	23:16						ACKACT	СМЕ	D[1:0]		
0x07		31:24										
0x08	Reserved											
0x09	Reserved											
0x0A	Reserved											
0x0B	Reserved											
0x0C		7:0				BAUI	D[7:0]					
0x0D	DAUID.	15:8				BAUDLOW[7:0]						
0x0E	BAUD	23:16				HSBAI	UD[7:0]					
0x0F	=	31:24				HSBAUD	LOW[7:0]					
0x10	Reserved											
0x11	Reserved											
0x12	Reserved											
0x13	Reserved											
0x14	INTENCLR	7:0	ERROR						SB	MB		



Table 26-2. Register Summary – Master Mode (Continued)

Offset	Name	Bit Pos							
0x15	Reserved								
0x16	INTENSET	7:0	ERROR					SB	МВ
0x17	Reserved								
0x18	INTFLAG	7:0	ERROR					SB	МВ
0x19	Reserved								
0x1A	OTATUO	7:0	CLKHOLD	LOWTOUT	BUSSTA	ATE[1:0]	RXNACK	ARBLOST	BUSERR
0x1B	STATUS	15:8					LENERR	SEXTTOUT	MEXTTOUT
0x1C		7:0					SYSOP	ENABLE	SWRST
0x1D	SYNCBUS	15:8							
0x1E	Y	23:16							
0x1F	-	31:24							
0x20	Reserved								
0x21	Reserved								
0x22	Reserved								
0x23	Reserved								



Table 26-2. Register Summary – Master Mode (Continued)

Offset	Name	Bit Pos								
0x24	- ADDR	7:0				ADDF	R[7:0]			
0x25		15:8	TENBITEN	HS	LENEN				ADDR[10:8]	
0x26		23:16				LEN	[7:0]			
0x27		31:24								
0x28	DATA	7:0		DATA[7:0]						
0x29	DATA	15:8								
0x2A	Reserved									
	Reserved									
0x2F	Reserved									
0x30	DBGCTRL	7:0								DBGSTOP



26.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Please refer to "Register Access Protection" on page 496 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Please refer to "Synchronization" on page 511 for details.

Some registers are enable-protected, meaning they can only be written when the I²C is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



26.8.1 I²C Slave Register Description

26.8.1.1 Control A

Name: CTRLA
Offset: 0x00

Reset: 0x00000000

Property: Write-Protected, Enable-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
		LOWTOUT			SCLSM		SPEE	D[1:0]
Access	R	R/W	R	R	R/W	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	SEXTTOEN		SDAHO	LD[1:0]				PINOUT
Access	R/W	R	R/W	R/W	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RUNSTDBY				MODE[2:0]=100		ENABLE	SWRST
Access	R/W	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 31 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 30 – LOWTOUT: SCL Low Time-Out

This bit enables the SCL low time-out. If SCL is held low for 25ms-35ms, the slave will release its clock hold, if enabled, and reset the internal state machine. Any interrupts set at the time of time-out will remain set.

- 0: Time-out disabled.
- 1: Time-out enabled.

Bits 29:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 27- SCLSM: SCL Clock Stretch Mode

This bit controls when SCL will be stretch for software interaction.

0: SCL stretch according to Figure 26-7



1: SCL stretch only after ACK bit according to Figure 26-10.

This bit is not synchronized.

Bit 26– Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 25:24 – SPEED[1:0]: Transfer Speed

These bits define bus speed.

Table 26-3. Transfer Speed

Value	Description
0x0	Standard-mode (Sm) up to 100 kHz and Fast-mode (Fm) up to 400 kHz
0x1	Fast-mode Plus (Fm+) up to 1 MHz
0x2	High-speed mode (Hs-mode) up to 3.4 MHz
0x3	Reserved

These bits are not synchronized.

Bit 23 – SEXTTOEN: Slave SCL Low Extend Time-Out

This bit enables the slave SCL low extend time-out. If SCL is cumulatively held low for greater than 25ms from the initial START to a STOP, the slave will release its clock hold if enabled and reset the internal state machine. Any interrupts set at the time of time-out will remain set. If the address was recognized, PREC will be set when a STOP is received.

- 0: Time-out disabled
- 1: Time-out enabled

This bit is not synchronized.

Bit 22 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 21:20 – SDAHOLD[1:0]: SDA Hold Time

These bits define the SDA hold time with respect to the negative edge of SCL.

Table 26-4. SDA Hold Time

Value	Name	Description
0x0	DIS	Disabled
0x1	75	50-100ns hold time
0x2	450	300-600ns hold time
0x3	600	400-800ns hold time

These bits are not synchronized.

Bits 19:17 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



Bit 16 – PINOUT: Pin Usage

This bit sets the pin usage to either two- or four-wire operation:

0: 4-wire operation disabled

1: 4-wire operation enabled

This bit is not synchronized.

Bits 15:8 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 7 – RUNSTDBY: Run in Standby

This bit defines the functionality in standby sleep mode.

0: Disabled - All reception is dropped.

1: Wake on address match, if enabled.

This bit is not synchronized.

Bits 6:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:2 – MODE[2:0]: Operating Mode

These bits must be written to 0x04 to select the I²C slave serial communication interface of the SERCOM.

These bits are not synchronized.

Bit 1 – ENABLE: Enable

0: The peripheral is disabled.

1: The peripheral is enabled.

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately and the Synchronization Enable Busy bit in the Synchronization (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

This bit is not enable-protected.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the SERCOM, except DBGCTRL, to their initial state, and the SERCOM will be disabled.

Writing a one to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded. Any register write access during the ongoing reset will result in an APB error. Reading any register will return the reset value of the register.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

This bit is not enable-protected.



26.8.1.2 Control B

Name: CTRLB
Offset: 0x04

Reset: 0x00000000

Property: Write-Protected, Enable-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
						ACKACT	CMD	[1:0]
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	AMOD	DE[1:0]				AACKEN	GCMD	SMEN
Access	R/W	R/W	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:19 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 18 – ACKACT: Acknowledge Action

0: Send ACK

1: Send NACK

The Acknowledge Action (ACKACT) bit defines the slave's acknowledge behavior after an address or data byte is received from the master. The acknowledge action is executed when a command is written to the CMD bits. If smart mode is enabled (CTRLB.SMEN is one), the acknowledge action is performed when the DATA register is read.

This bit is not enable-protected.

Bits 17:16 – CMD[1:0]: Command

Writing the Command bits (CMD) triggers the slave operation as defined in Table 26-5. The CMD bits are strobe bits, and always read as zero. The operation is dependent on the slave interrupt flags, INTFLAG.DRDY and INT-FLAG.AMATCH, in addition to STATUS.DIR (See Table 26-5).



All interrupt flags (INTFLAG.DRDY, INTFLAG.AMATCH and INTFLAG.PREC) are automatically cleared when a command is given.

This bit is not enable-protected.

Table 26-5. Command Description

CMD[1:0]	DIR	Action					
0x0	X	(No action)					
0x1	X	(Reserved)					
	Used to complete a	a transaction in response to a data interrupt (DRDY)					
0x2	0 (Master write)	Execute acknowledge action succeeded by waiting for any start (S/Sr) condition					
	1 (Master read)	Wait for any start (S/Sr) condition					
	Used in response to an address interrupt (AMATCH)						
	0 (Master write)	Execute acknowledge action succeeded by reception of next byte					
0x3	1 (Master read)	Execute acknowledge action succeeded by slave data interrupt					
0.00	Used in response t	o a data interrupt (DRDY)					
	0 (Master write)	Execute acknowledge action succeeded by reception of next byte					
	1 (Master read)	Execute a byte read operation followed by ACK/NACK reception					

Bits 15:14 – AMODE[1:0]: Address Mode

These bits set the addressing mode according to Table 26-6.

Table 26-6. Address Mode Description

Value	Name	Description
0x0	MASK	The slave responds to the address written in ADDR.ADDR masked by the value in ADDR.ADDRMASK ⁽¹⁾ .
0x1	2_ADDRS	The slave responds to the two unique addresses in ADDR.ADDR and ADDR.ADDRMASK.
0x2	RANGE	The slave responds to the range of addresses between and including ADDR.ADDR and ADDR.ADDRMASK. ADDR.ADDR is the upper limit.
0x3	-	Reserved.

Note: 1. See "SERCOM – Serial Communication Interface" on page 415 for additional information.

These bits are not write-synchronized.

Bits 13:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 10– AACKEN: Automatic Acknowledge Enable

This bit enables the address to be automatically acknowledged if there is an address match.

- 0: Automatic acknowledge is disabled.
- 1: Automatic acknowledge is enabled.

This bit is not write-synchronized.



Bit 9 – GCMD: PMBus Group Command

This bit enables PMBus group command support. When enabled, a STOP interrupt will be generated if the slave has been addressed since the last STOP condition on the bus.

- 0: Group command is disabled.
- 1: Group command is enabled.

This bit is not write-synchronized.

Bit 8 – SMEN: Smart Mode Enable

This bit enables smart mode. When smart mode is enabled, acknowledge action is sent when DATA.DATA is read.

- 0: Smart mode is disabled.
- 1: Smart mode is enabled.

This bit is not write-synchronized.

Bits 7:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



26.8.1.3 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x14 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ERROR					DRDY	АМАТСН	PREC
Access	R/W	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7– ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Error Interrupt Enable bit, which disables the Error interrupt.

Bits 6:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – DRDY: Data Ready Interrupt Enable

0: The Data Ready interrupt is disabled.

1: The Data Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Data Ready bit, which disables the Data Ready interrupt.

Bit 1 – AMATCH: Address Match Interrupt Enable

0: The Address Match interrupt is disabled.

1: The Address Match interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Address Match Interrupt Enable bit, which disables the Address Match interrupt.

Bit 0 – PREC: Stop Received Interrupt Enable

0: The Stop Received interrupt is disabled.

1: The Stop Received interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Stop Received bit, which disables the Stop Received interrupt.



26.8.1.4 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x16 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ERROR					DRDY	AMATCH	PREC
Access	R/W	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Error Interrupt Enable bit, which enables the Error interrupt.

Bits 6:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – DRDY: Data Ready Interrupt Enable

0: The Data Ready interrupt is disabled.

1: The Data Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Data Ready bit, which enables the Data Ready interrupt.

Bit 1 – AMATCH: Address Match Interrupt Enable

0: The Address Match interrupt is disabled.

1: The Address Match interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Address Match Interrupt Enable bit, which enables the Address Match interrupt.

Bit 0 – PREC: Stop Received Interrupt Enable

0: The Stop Received interrupt is disabled.

1: The Stop Received interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Stop Received bit, which enables the Stop Received interrupt.



26.8.1.5 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x18 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	ERROR					DRDY	AMATCH	PREC
Access	R/W	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7– ERROR: Error

This flag is cleared by writing a one to it.

This bit is set when any error is detected. Errors that will set this flag have corresponding status flags in the STATUS register. Errors that will set this flag are SEXTTOUT, LOWTOUT, COLL, and BUSERR.Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bits 6:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – DRDY: Data Ready

This flag is set when a I²C slave byte transmission is successfully completed.

The flag is cleared by hardware when either:

- Writing to the DATA register.
- Reading the DATA register with smart mode enabled.
- Writing a valid command to the CMD register.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Data Ready interrupt flag. Optionally, the flag can be cleared manually by writing a one to INTFLAG.DRDY.

Bit 1 – AMATCH: Address Match

This flag is set when the I²C slave address match logic detects that a valid address has been received.

The flag is cleared by hardware when CTRL.CMD is written.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Address Match interrupt flag. Optionally the flag can be cleared manually by writing a one to INTFLAG.AMATCH. When cleared, an ACK/NACK will be sent according to CTRLB.ACKACT.

Bit 0 – PREC: Stop Received

This flag is set when a stop condition is detected for a transaction being processed. A stop condition detected between a bus master and another slave will not set this flag.

This flag is cleared by hardware after a command is issued on the next address match.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Stop Received interrupt flag. Optionally, the flag can be cleared manually by writing a one to INTFLAG.PREC.



26.8.1.6 Status

 Name:
 STATUS

 Offset:
 0x1A

 Reset:
 0x0000

Property: -

Bit	15	14	13	12	11	10	9	8
						нѕ	SEXTTOUT	
Access	R	R	R	R	R	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CLKHOLD	LOWTOUT		SR	DIR	RXNACK	COLL	BUSERR
Access	R	R/W	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 10 – HS: High-speed

This bit is set if the slave detects a START followed by a Master Code transmission.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the status. However, this flag is automatically cleared when a STOP is received.

• Bit 9 - SEXTTOUT: Slave SCL Low Extend Time-Out

This bit is set if a slave SCL low extend time-out occurs.

This bit is cleared automatically if responding to a new start condition with ACK or NACK (write 3 to CTRLB.CMD) or when INTFLAG.AMATCH is cleared.

0: No SCL low extend time-out has occurred.

1: SCL low extend time-out has occurred.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the status.

Bit 8 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 7 – CLKHOLD: Clock Hold

The slave Clock Hold bit (STATUS.CLKHOLD) is set when the slave is holding the SCL line low, stretching the I²C clock. Software should consider this bit a read-only status flag that is set when INTFLAG.DRDY or INT-FLAG.AMATCH is set.

This bit is automatically cleared when the corresponding interrupt is also cleared.

Bit 6 – LOWTOUT: SCL Low Time-out

This bit is set if an SCL low time-out occurs.

This bit is cleared automatically if responding to a new start condition with ACK or NACK (write 3 to CTRLB.CMD) or when INTFLAG.AMATCH is cleared.



0: No SCL low time-out has occurred.

1: SCL low time-out has occurred.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the status.

Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 4 – SR: Repeated Start

When INTFLAG.AMATCH is raised due to an address match, SR indicates a repeated start or start condition.

- 0: Start condition on last address match
- 1: Repeated start condition on last address match

This flag is only valid while the INTFLAG.AMATCH flag is one.

Bit 3 – DIR: Read / Write Direction

The Read/Write Direction (STATUS.DIR) bit stores the direction of the last address packet received from a master.

- 0: Master write operation is in progress.
- 1: Master read operation is in progress.

Bit 2 – RXNACK: Received Not Acknowledge

This bit indicates whether the last data packet sent was acknowledged or not.

- 0: Master responded with ACK.
- 1: Master responded with NACK.

Bit 1 – COLL: Transmit Collision

If set, the I²C slave was not able to transmit a high data or NACK bit, the I²C slave will immediately release the SDA and SCL lines and wait for the next packet addressed to it.

This flag is intended for the SMBus address resolution protocol (ARP). A detected collision in non-ARP situations indicates that there has been a protocol violation, and should be treated as a bus error.

Note that this status will not trigger any interrupt, and should be checked by software to verify that the data were sent correctly. This bit is cleared automatically if responding to an address match with an ACK or a NACK (writing 0x3 to CTRLB.CMD), or INTFLAG.AMATCH is cleared.

- 0: No collision detected on last data byte sent.
- 1: Collision detected on last data byte sent.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the status.

Bit 0 – BUSERR: Bus Error

The Bus Error bit (STATUS.BUSERR) indicates that an illegal bus condition has occurred on the bus, regardless of bus ownership. An illegal bus condition is detected if a protocol violating start, repeated start or stop is detected on the I²C bus lines. A start condition directly followed by a stop condition is one example of a protocol violation. If a time-out occurs during a frame, this is also considered a protocol violation, and will set STATUS.BUSERR.

This bit is cleared automatically if responding to an address match with an ACK or a NACK (writing 0x3 to CTRLB.CMD) or INTFLAG.AMATCH is cleared.

- 0: No bus error detected.
- 1: Bus error detected.

Writing a one to this bit will clear the status.

Writing a zero to this bit has no effect.



26.8.1.7 Syncbusy Register

Name: SYNCBUSY

Offset: 0x1C

Reset: 0x00000000

Property:

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
							ENABLE	SWRST
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 1 – ENABLE: SERCOM Enable Synchronization Busy

Enabling and disabling the SERCOM (CTRLA.ENABLE) requires synchronization. When written, the SYNC-BUSY.ENABLE bit will be set until synchronization is complete.

Writes to any register (except for CTRLA.SWRST) while enable synchronization is on-going will be discarded and an APB error will be generated.

- 0: Enable synchronization is not busy.
- 1: Enable synchronization is busy.

Bit 0 – SWRST: Software Reset Synchronization Busy

Resetting the SERCOM (CTRLA.SWRST) requires synchronization. When written, the SYNCBUSY.SWRST bit will be set until synchronization is complete.

Writes to any register while synchronization is on-going will be discarded and an APB error will be generated.

- 0: SWRST synchronization is not busy.
- 1: SWRST synchronization is busy.



26.8.1.8 Address

Name: ADDR
Offset: 0x24

Reset: 0x00000000

Property: Write-Protected, Enable-Protected

Bit	31	30	29	28	27	26	25	24
							ADDRMASK[9:7]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	ADDRMASK[6:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	TENBITEN						ADDR[9:7]	
Access	R/W	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				ADDR[6:0]				GENCEN
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:27 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 26:17 – ADDRMASK[9:0]: Address Mask

The ADDRMASK bits acts as a second address match register, an address mask register or the lower limit of an address range, depending on the CTRLB.AMODE setting.

Bit 16– Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 15– TENBITEN: Ten Bit Addressing Enable

Writing a one to TENBITEN enables 10-bit address recognition.

0: 10-bit address recognition disabled.

1: 10-bit address recognition enabled.

Bits 14:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



Bits 10:1 – ADDR[9:0]: Address

The slave address (ADDR) bits contain the I²C slave address used by the slave address match logic to determine if a master has addressed the slave.

When using 7-bit addressing, the slave address is represented by ADDR.ADDR[6:0].

When using 10-bit addressing (ADDR.TENBITEN=1), the slave address is represented by ADDR.ADDR[9:0] When the address match logic detects a match, INTFLAG.AMATCH is set and STATUS.DIR is updated to indicate whether it is a read or a write transaction.

Bit 0 – GENCEN: General Call Address Enable

Writing a one to GENCEN enables general call address recognition. A general call address is an address of all zeroes with the direction bit written to zero (master write).

- 0: General call address recognition disabled.
- 1: General call address recognition enabled.



26.8.1.9 Data

 Name:
 DATA

 Offset:
 0x28

 Reset:
 0x0000

Property: Write-Synchronized, Read-Synchronized

Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DATA	A[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:0 – DATA[7:0]: Data

The slave data register I/O location (DATA.DATA) provides access to the master transmit and receive data buffers. Reading valid data or writing data to be transmitted can be successfully done only when SCL is held low by the slave (STATUS.CLKHOLD is set). An exception occurs when reading the last data byte after the stop condition has been received.

Accessing DATA.DATA auto-triggers I²C bus operations. The operation performed depends on the state of CTRLB.ACKACT, CTRLB.SMEN and the type of access (read/write).

Writing or reading DATA.DATA when not in smart mode does not require synchronization.



26.8.2 I²C Master Register Description

26.8.2.1 Control A

Name: CTRLA Offset: 0x00

Reset: 0x00000000

Property: Write-Protected, Enable-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
		LOWTOUT	INACTO	OUT[1:0]	SCLSM		SPEE	D[1:0]
Access	R	R/W	R/W	R/W	R/W	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	SEXTTOEN	MEXTTOEN	SDAHO	LD[1:0]				PINOUT
Access	R/W	R/W	R/W	R/W	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RUNSTDBY				MODE[2:0]=101		ENABLE	SWRST
Access	R/W	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 31 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 30 – LOWTOUT: SCL Low Time-Out

This bit enables the SCL low time-out. If SCL is held low for 25ms-35ms, the master will release its clock hold, if enabled, and complete the current transaction. A stop condition will automatically be transmitted.

INTFLAG.SB or INTFLAG.MB will be set as normal, but the clock hold will be released. The STATUS.LOWTOUT and STATUS.BUSERR status bits will be set.

0: Time-out disabled.

1: Time-out enabled.

This bit is not synchronized.

Bits 29:28 – INACTOUT[1:0]: Inactive Time-Out

If the inactive bus time-out is enabled and the bus is inactive for longer than the time-out setting, the bus state logic will be set to idle. An inactive bus arise when either an I²C master or slave is holding the SCL low. The available time-outs are given in Table 26-7.



Enabling this option is necessary for SMBus compatibility, but can also be used in a non-SMBus set-up.

Table 26-7. Inactive Timout

Value	Name	Description
0x0	DIS	Disabled
0x1	55US	5-6 SCL cycle time-out (50-60µs)
0x2	105US	10-11 SCL cycle time-out (100-110µs)
0x3	205US	20-21 SCL cycle time-out (200-210μs)

Calculated time-out periods are based on a 100kHz baud rate.

These bits are not synchronized.

Bit 27- SCLSM: SCL Clock Stretch Mode

This bit controls when SCL will be stretch for software interaction.

0: SCL stretch according to Figure 26-7.

1: SCL stretch only after ACK bit.

This bit is not synchronized.

Bit 26– Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 25:24 – SPEED[1:0]: Transfer Speed

These bits define bus speed.

Table 26-8. Transfer Speed

Value	Description
0x0	Standard-mode (Sm) up to 100 kHz and Fast-mode (Fm) up to 400 kHz
0x1	Fast-mode Plus (Fm+) up to 1 MHz
0x2	High-speed mode (Hs-mode) up to 3.4 MHz
0x3	Reserved

These bits are not synchronized.

Bit 23 – SEXTTOEN: Slave SCL Low Extend Time-Out

This bit enables the slave SCL low extend time-out. If SCL is cumulatively held low for greater than 25ms from the initial START to a STOP, the slave will release its clock hold if enabled and reset the internal state machine. Any interrupts set at the time of time-out will remain set. If the address was recognized, PREC will be set when a STOP is received.

- 0: Time-out disabled
- 1: Time-out enabled

This bit is not synchronized.

Bit 22 – MEXTTOEN: Master SCL Low Extend Time-Out

This bit enables the master SCL low extend time-out. If SCL is cumulatively held low for greater than 10ms from START-to-ACK, ACK-to-ACK, or ACK-to-STOP the master will release its clock hold if enabled, and complete the current transaction. A STOP will automatically be transmitted.



SB or MB will be set as normal, but CLKHOLD will be release. The MEXTTOUT and BUSERR status bits will be set.

0: Time-out disabled

1: Time-out enabled

This bit is not synchronized.

Bits 21:20 – SDAHOLD[1:0]: SDA Hold Time

These bits define the SDA hold time with respect to the negative edge of SCL.

Table 26-9. SDA Hold Time

Value	Name	Description
0x0	DIS	Disabled
0x1	75NS	50-100ns hold time
0x2	450NS	300-600ns hold time
0x3	600NS	400-800ns hold time

These bits are not synchronized.

Bits 19:17 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 16 – PINOUT: Pin Usage

This bit set the pin usage to either two- or four-wire operation:

0: 4-wire operation disabled.

1: 4-wire operation enabled.

This bit is not synchronized.

Bits 15:8 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 7 – RUNSTDBY: Run in Standby

This bit defines the functionality in standby sleep mode.

0: GCLK_SERCOMx_CORE is disabled and the I²C master will not operate in standby sleep mode.

1: GCLK_SERCOMx_CORE is enabled in all sleep modes allowing the master to operate in standby sleep mode. This bit is not synchronized.

Bits 6:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:2 – MODE[2:0]: Operating Mode

These bits must be written to 0x5 to select the I^2C master serial communication interface of the SERCOM. These bits are not synchronized.

Bit 1 – ENABLE: Enable

- 0: The peripheral is disabled.
- 1: The peripheral is enabled.

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately and the Synchronization Enable Busy bit in the Synchronization.



busy register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

This bit is not enable-protected.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the SERCOM, except DBGCTRL, to their initial state, and the SERCOM will be disabled.

Writing a one to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded. Any register write access during the ongoing reset will result in an APB error. Reading any register will return the reset value of the register.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

This bit is not enable-protected.



26.8.2.2 Control B

Name: CTRLB
Offset: 0x04

Reset: 0x00000000

Property: Write-Protected, Enable-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
						ACKACT	CMD	[1:0]
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
							QCEN	SMEN
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:19 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 18 – ACKACT: Acknowledge Action

The Acknowledge Action (ACKACT) bit defines the I²C master's acknowledge behavior after a data byte is received from the I²C slave. The acknowledge action is executed when a command is written to CTRLB.CMD, or if smart mode is enabled (CTRLB.SMEN is written to one), when DATA.DATA is read.

0: Send ACK.

1: Send NACK.

This bit is not enable-protected.

This bit is not write-synchronized.

Bits 17:16 – CMD[1:0]: Command

Writing the Command bits (CMD) triggers the master operation as defined in Table 26-10. The CMD bits are strobe bits, and always read as zero. The acknowledge action is only valid in master read mode. In master write mode, a command will only result in a repeated start or stop condition. The CTRLB.ACKACT bit and the CMD bits



can be written at the same time, and then the acknowledge action will be updated before the command is triggered.

Commands can only be issued when the Slave on Bus interrupt flag (INTFLAG.SB) or Master on Bus interrupt flag (INTFLAG.MB) is one.

If CMD 0x1 is issued, a repeated start will be issued followed by the transmission of the current address in ADDR.ADDR. If another address is desired, ADDR.ADDR must be written instead of the CMD bits. This will trigger a repeated start followed by transmission of the new address.

Issuing a command will set STATUS.SYNCBUSY.

Table 26-10. Command Description

CMD[1:0]	Direction	Action
0x0	X	(No action)
0x1	X	Execute acknowledge action succeeded by repeated Start
0x2	0 (Write)	No operation
UXZ	1 (Read)	Execute acknowledge action succeeded by a byte read operation
0x3	X	Execute acknowledge action succeeded by issuing a stop condition

These bits are not enable-protected.

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – QCEN: Quick Command Enable

Setting the Quick Command Enable bit (QCEN) enables quick command.

- 0: Quick Command is disabled.
- 1: Quick Command is enabled.

This bit is not write-synchronized.

• Bit 8 - SMEN: Smart Mode Enable

This bit enables smart mode. When smart mode is enabled, acknowledge action is sent when DATA.DATA is read.

- 0: Smart mode is disabled.
- 1: Smart mode is enabled.

This bit is not write-synchronized.

Bits 7:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



26.8.2.3 Baud Rate

 Name:
 BAUD

 Offset:
 0x0C

 Reset:
 0x0000

Property: Write-Protected, Enable-Protected

Bit	31	30	29	28	27	26	25	24
	HSBAUDLOW[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	HSBAUD[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	BAUDLOW[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	BAUD[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:24 – HSBAUDLOW[7:0]: High Speed Master Baud Rate Low HSBAUDLOW not equal to 0

HSBAUDLOW indicates the SCL low time according to the following formula.

$$HSBAUDLOW = f_{GCLK}T_{LOW} - 1$$

HSBAUDLOW equal to 0

The HSBAUD register is used to time $T_{LOW_1}T_{HIGH_1}T_{SU;STO_1}T_{HD;STA}$ and $T_{SU;STA}$. T_{BUF} is timed by the BAUD register.

Bits 23:16 – HSBAUD[7:0]: High Speed Master Baud Rate

The HSBAUD register indicates the SCL high time according to the following formula. When HSBAUDLOW is zero, T_{LOW_i} , T_{HIGH_i} , $T_{SU;STO_i}$, $T_{HD;STA}$ and $T_{SU;STA}$ are derived using this formula. T_{BUF} is timed by the BAUD register.

$$BAUD = f_{GCLK}T_{HIGH} - 1$$

Bits 15:8 – BAUDLOW[7:0]: Master Baud Rate Low

If the Master Baud Rate Low bit group (BAUDLOW) has a non-zero value, the SCL low time will be described by the value written.



For more information on how to calculate the frequency, see "SERCOM I2C – SERCOM Inter-Integrated Circuit" on page 494.

Bits 7:0 – BAUD[7:0]: Master Baud Rate

The Master Baud Rate bit group (BAUD) is used to derive the SCL high time if BAUD.BAUDLOW is non-zero. If BAUD.BAUDLOW is zero, BAUD will be used to generate both high and low periods of the SCL.

For more information on how to calculate the frequency, see "SERCOM I2C – SERCOM Inter-Integrated Circuit" on page 494.



26.8.2.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x14 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ERROR						SB	МВ
Access	R/W	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7– ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Error Interrupt Enable bit, which disables the Error interrupt.

Bits 6:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – SB: Slave on Bus Interrupt Enable

0: The Slave on Bus interrupt is disabled.

1: The Slave on Bus interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Slave on Bus Interrupt Enable bit, which disables the Slave on Bus interrupt.

Bit 0 – MB: Master on Bus Interrupt Enable

0: The Master on Bus interrupt is disabled.

1: The Master on Bus interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Master on Bus Interrupt Enable bit, which disables the Master on Bus interrupt.



26.8.2.5 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x16 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ERROR						SB	МВ
Access	R/W	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – ERROR: Error Interrupt Enable

0: Error interrupt is disabled.

1: Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Error Interrupt Enable bit, which enables the Error interrupt.

Bits 6:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – SB: Slave on Bus Interrupt Enable

0: The Slave on Bus interrupt is disabled.

1: The Slave on Bus interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Slave on Bus Interrupt Enable bit, which enables the Slave on Bus interrupt.

Bit 0 – MB: Master on Bus Interrupt Enable

0: The Master on Bus interrupt is disabled.

1: The Master on Bus interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Master on Bus Interrupt Enable bit, which enables the Master on Bus interrupt.



26.8.2.6 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x18 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	ERROR						SB	МВ
Access	R/W	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7– ERROR: Error

This flag is cleared by writing a one to it.

This bit is set when any error is detected. Errors that will set this flag have corresponding status flags in the STATUS register. Errors that will set this flag are LENERR, SEXTTOUT, MEXTTOUT, LOWTOUT, ARBLOST, and BUSERR.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the flag.

Bits 6:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – SB: Slave on Bus

The Slave on Bus flag (SB) is set when a byte is successfully received in master read mode, i.e., no arbitration lost or bus error occurred during the operation. When this flag is set, the master forces the SCL line low, stretching the I^2C clock period. The SCL line will be released and SB will be cleared on one of the following actions:

- Writing to ADDR.ADDR
- Writing to DATA.DATA
- Reading DATA.DATA when smart mode is enabled (CTRLB.SMEN)
- Writing a valid command to CTRLB.CMD

Writing a one to this bit location will clear the SB flag. The transaction will not continue or be terminated until one of the above actions is performed.

Writing a zero to this bit has no effect.

• Bit 0 - MB: Master on Bus

The Master on Bus flag (MB) is set when a byte is transmitted in master write mode. The flag is set regardless of the occurrence of a bus error or an arbitration lost condition. MB is also set when arbitration is lost during sending of NACK in master read mode, and when issuing a start condition if the bus state is unknown. When this flag is set and arbitration is not lost, the master forces the SCL line low, stretching the I²C clock period. The SCL line will be released and MB will be cleared on one of the following actions:

- Writing to ADDR.ADDR
- Writing to DATA.DATA
- Reading DATA.DATA when smart mode is enabled (CTRLB.SMEN)
- Writing a valid command to CTRLB.CMD

If arbitration is lost, writing a one to this bit location will clear the MB flag.

If arbitration is not lost, writing a one to this bit location will clear the MB flag. The transaction will not continue or be terminated until one of the above actions is performed.



Writing a zero to this bit has no effect.



26.8.2.7 Status

Name: STATUS
Offset: 0x1A
Reset: 0x0000

Property: Write-Synchronized

Bit	15	14	13	12	11	10	9	8
						LENERR	SEXTTOUT	MEXTTOUT
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CLKHOLD	LOWTOUT	BUSSTA	ATE[1:0]		RXNACK	ARBLOST	BUSERR
Access	R	R/W	R	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 10 – LENERR: Transaction Length Error

This bit is set when automatic length is used for a DMA transaction and the slave sends a NACK before ADDR.LEN bytes have been written by the master.

Writing a one to this bit location will clear STATUS.LENERR. This flag is automatically cleared when writing to the ADDR register.

Writing a zero to this bit has no effect.

This bit is not write-synchronized.

• Bit 9 – SEXTTOUT: Slave SCL Low Extend Time-Out

This bit is set if a slave SCL low extend time-out occurs.

Writing a one to this bit location will clear STATUS.SEXTTOUT. Normal use of the I²C interface does not require the STATUS.SEXTTOUT flag to be cleared by this method. This flag is automatically cleared when writing to the ADDR register.

Writing a zero to this bit has no effect.

This bit is not write-synchronized.

Bit 8 – MEXTTOUT: Master SCL Low Extend Time-Out

This bit is set if a master SCL low time-out occurs.

Writing a one to this bit location will clear STATUS.MEXTTOUT. Normal use of the I²C interface does not require the STATUS.MEXTTOUT flag to be cleared by this method. This flag is automatically cleared when writing to the ADDR register.

Writing a zero to this bit has no effect.

This bit is not write-synchronized.

Bit 7 – CLKHOLD: Clock Hold

The Master Clock Hold flag (STATUS.CLKHOLD) is set when the master is holding the SCL line low, stretching the I²C clock. Software should consider this bit a read-only status flag that is set when INTFLAG.SB or INT-



FLAG.MB is set. When the corresponding interrupt flag is cleared and the next operation is given, this bit is automatically cleared.

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

This bit is not write-synchronized.

Bit 6 – LOWTOUT: SCL Low Time-Out

This bit is set if an SCL low time-out occurs.

Writing a one to this bit location will clear STATUS.LOWTOUT. Normal use of the I²C interface does not require the LOWTOUT flag to be cleared by this method. This flag is automatically cleared when writing to the ADDR register.

Writing a zero to this bit has no effect.

This bit is not write-synchronized.

Bits 5:4 – BUSSTATE[1:0]: Bus State

These bits indicate the current I²C bus state as defined in Table 26-11. After enabling the SERCOM as an I²C master, the bus state will be unknown.

Table 26-11. Bus State

Value	Name	Description
0x0	Unknown	The bus state is unknown to the I ² C master and will wait for a stop condition to be detected or wait to be forced into an idle state by software
0x1	ldle	The bus state is waiting for a transaction to be initialized
0x2	Owner	The I ² C master is the current owner of the bus
0x3	Busy	Some other I ² C master owns the bus

When the master is disabled, the bus-state is unknown. When in the unknown state, writing 0x1 to BUSSTATE forces the bus state into the idle state. The bus state cannot be forced into any other state.

Writing STATUS.BUSSTATE to idle will set STATUS.SYNCBUSY.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – RXNACK: Received Not Acknowledge

This bit indicates whether the last address or data packet sent was acknowledged or not.

- 0: Slave responded with ACK.
- 1: Slave responded with NACK.

Writing a zero to this bit has no effect.

Writing a one to this bit has no effect.

This bit is not write-synchronized.

Bit 1 – ARBLOST: Arbitration Lost

The Arbitration Lost flag (STATUS.ARBLOST) is set if arbitration is lost while transmitting a high data bit or a NACK bit, or while issuing a start or repeated start condition on the bus. The Master on Bus interrupt flag (INT-FLAG.MB) will be set when STATUS.ARBLOST is set.

Writing the ADDR.ADDR register will automatically clear STATUS.ARBLOST.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.



This bit is not write-synchronized.

Bit 0 – BUSERR: Bus Error

The Bus Error bit (STATUS.BUSERR) indicates that an illegal bus condition has occurred on the bus, regardless of bus ownership. An illegal bus condition is detected if a protocol violating start, repeated start or stop is detected on the I²C bus lines. A start condition directly followed by a stop condition is one example of a protocol violation. If a time-out occurs during a frame, this is also considered a protocol violation, and will set BUSERR.

If the I²C master is the bus owner at the time a bus error occurs, STATUS.ARBLOST and INTFLAG.MB will be set in addition to BUSERR.

Writing the ADDR.ADDR register will automatically clear the BUSERR flag.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear it.

This bit is not write-synchronized.



26.8.2.8 Syncbusy Register

Name: SYNCBUSY

Offset: 0x1C

Reset: 0x00000000

Property:

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						SYSOP	ENABLE	SWRST
Reset	0	0	0	0	0	0	0	0

Bits 31:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2– SYSOP: System Operation Synchronization Busy

Writing CTRLB, STATUS.BUSSTATE, ADDR, or DATA when the SERCOM is enabled requires synchronization. When written, the SYNCBUSY.SYSOP bit will be set until synchronization is complete.

- 0: System operation synchronization is not busy.
- 1: System operation synchronization is busy.

Bit 1 – ENABLE: SERCOM Enable Synchronization Busy

Enabling and disabling the SERCOM (CTRLA.ENABLE) requires synchronization. When written, the SYNC-BUSY.ENABLE bit will be set until synchronization is complete.

Writes to any register (except for CTRLA.SWRST) while enable synchronization is on-going will be discarded and an APB error will be generated.

- 0: Enable synchronization is not busy.
- 1: Enable synchronization is busy.

Bit 0 – SWRST: Software Reset Synchronization Busy

Resetting the SERCOM (CTRLA.SWRST) requires synchronization. When written, the SYNCBUSY.SWRST bit will be set until synchronization is complete.



Writes to any register while synchronization is on-going will be discarded and an APB error will be generated.

- 0: SWRST synchronization is not busy.
- 1: SWRST synchronization is busy.



26.8.2.9 Address

 Name:
 ADDR

 Offset:
 0x24

 Reset:
 0x0000

Property: Write-Synchronized

Bit	31	30	29	28	27	26	25	24		
Access	R	R	R	R	R	R	R	R		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
	LEN[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
	TENBITEN	нѕ	LENEN				ADDR[10:8]			
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
				ADDR	R[7:0]					
Reset	0	0	0	0	0	0	0	0		

• Bits 31:24 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 23:16 – LEN[7:0]: Transaction Length

For DMA operation, this field represents the data length of the transaction from 0 to 255 bytes. The transaction length enable (ADDR.LENEN) must be written to 1 for automatic transaction length to be used. After ADDR.LEN bytes have been transmitted or received, a NACK (for master reads) and STOP are automatically generated.

Bit 15 – TENBITEN: Ten Bit Addressing Enable

This bit enables 10-bit addressing. This bit can be written simultaneously with ADDR to indicate a 10-bit or 7-bit address transmission.

0: 10-bit addressing disabled.

1: 10-bit addressing enabled.

Bit 14 – HS: High Speed

This bit enables High-speed mode for the current transfer from repeated START to STOP. This bit can be written simultaneously with ADDR for a high speed transfer.

0: .High-speed transfer disabled.

1: High-speed transfer enabled.



Bit 13 – LENEN: Transfer Length Enable

This bit enables automatic transfer length.

- 0: Automatic transfer length disabled.
- 1: Automatic transfer length enabled.

Bits 12:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 10:0 – ADDR[10:0]: Address

When ADDR is written, the consecutive operation will depend on the bus state:

Unknown: INTFLAG.MB and STATUS.BUSERR are set, and the operation is terminated.

Busy: The I²C master will await further operation until the bus becomes idle.

Idle: The I²C master will issue a start condition followed by the address written in ADDR. If the address is acknowledged, SCL is forced and held low, and STATUS.CLKHOLD and INTFLAG.MB are set.

Owner: A repeated start sequence will be performed. If the previous transaction was a read, the acknowledge action is sent before the repeated start bus condition is issued on the bus. Writing ADDR to issue a repeated start is performed while INTFLAG.MB or INTFLAG.SB is set.

Regardless of winning or loosing arbitration, the entire address will be sent. If arbitration is lost, only ones are transmitted from the point of loosing arbitration and the rest of the address length.

STATUS.BUSERR, STATUS.ARBLOST, INTFLAG.MB and INTFLAG.SB will be cleared when ADDR is written.

The ADDR register can be read at any time without interfering with ongoing bus activity, as a read access does not trigger the master logic to perform any bus protocol related operations.

The I²C master control logic uses bit 0 of ADDR as the bus protocol's read/write flag (R/W); 0 for write and 1 for read.

Bits 31:24 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 23:16 – LEN[7:0]: Transaction Length

For DMA operation, this field represents the data length of the transaction from 0 to 255 bytes. The transaction length enable (ADDR.LENEN) must be written to 1 for automatic transaction length to be used. After ADDR.LEN bytes have been transmitted or received, a NACK (for master reads) and STOP are automatically generated.

Bit 15 – TENBITEN: Ten Bit Addressing Enable

This bit enables 10-bit addressing. This bit can be written simultaneously with ADDR to indicate a 10-bit or 7-bit address transmission.

- 0: 10-bit addressing disabled.
- 1: 10-bit addressing enabled.

Bit 14 – HS: High Speed

This bit enables High-speed mode for the current transfer from repeated START to STOP. This bit can be written simultaneously with ADDR for a high speed transfer.

- 0: .High-speed transfer disabled.
- 1: High-speed transfer enabled.

Bit 13 – LENEN: Transfer Length Enable

This bit enables automatic transfer length.

- 0: Automatic transfer length disabled.
- 1: Automatic transfer length enabled.



Bits 12:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 10:0 – ADDR[10:0]: Address

When ADDR is written, the consecutive operation will depend on the bus state:

Unknown: INTFLAG.MB and STATUS.BUSERR are set, and the operation is terminated.

Busy: The I²C master will await further operation until the bus becomes idle.

Idle: The I²C master will issue a start condition followed by the address written in ADDR. If the address is acknowledged, SCL is forced and held low, and STATUS.CLKHOLD and INTFLAG.MB are set.

Owner: A repeated start sequence will be performed. If the previous transaction was a read, the acknowledge action is sent before the repeated start bus condition is issued on the bus. Writing ADDR to issue a repeated start is performed while INTFLAG.MB or INTFLAG.SB is set.

Regardless of winning or loosing arbitration, the entire address will be sent. If arbitration is lost, only ones are transmitted from the point of loosing arbitration and the rest of the address length.

STATUS.BUSERR, STATUS.ARBLOST, INTFLAG.MB and INTFLAG.SB will be cleared when ADDR is written.

The ADDR register can be read at any time without interfering with ongoing bus activity, as a read access does not trigger the master logic to perform any bus protocol related operations.

The I^2C master control logic uses bit 0 of ADDR as the bus protocol's read/write flag (R/W); 0 for write and 1 for read.



26.8.2.10 Data

 Name:
 DATA

 Offset:
 0x18

 Reset:
 0x0000

Property: Write-Synchronized, Read-Synchronized

Bit	15	14	13	12	11	10	9	8
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				DATA	A[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:0 – DATA[7:0]: Data

The master data register I/O location (DATA) provides access to the master transmit and receive data buffers. Reading valid data or writing data to be transmitted can be successfully done only when SCL is held low by the master (STATUS.CLKHOLD is set). An exception occurs when reading the last data byte after the stop condition has been sent.

Accessing DATA.DATA auto-triggers I²C bus operations. The operation performed depends on the state of CTRLB.ACKACT, CTRLB.SMEN and the type of access (read/write).

Writing or reading DATA.DATA when not in smart mode does not require synchronization.



26.8.2.11 Debug Control

Name: DBGCTRL

Offset: 0x30 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
								DBGSTOP
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – DBGSTOP: Debug Stop Mode

This bit controls functionality when the CPU is halted by an external debugger.

0: The baud-rate generator continues normal operation when the CPU is halted by an external debugger.

1: The baud-rate generator is halted when the CPU is halted by an external debugger.



27. I²S - Inter-IC Sound Controller

27.1 Overview

The Inter-IC Sound Controller (I²S) provides bidirectional, synchronous, digital audio link with external audio devices. The pins associated with I²S peripheral are SDm, FSn, SCKn, and MCKn pins.

This controller is compliant with the Inter-IC Sound (I²S) bus specification. It supports TDM interface with external multi-slot audio codecs. It also supports PDM interface with external MEMS microphones.

The I²S consists of 2 Clock Units and 2 Serializers, that can be enabled separately,

to provide Master, Slave, or Controller modes, and operate as Receiver or Transmitter.

Peripheral DMA channels, separate for each Serializer, allow a continuous high bitrate data transfer without processor intervention to the following:

- Audio CODECs in Master, Slave, or Controller mode
- Stereo DAC or ADC through dedicated I²S serial interface
- Multi-slot or multiple stereo DACs or ADCs, using the TDM format
- Mono or stereo MEMS microphones, using the PDM interface

For each Serializer, the I²S can use either a single DMA channel for all data channels or two separate DMA channels for different data channels.

The I²S supports 8- and 16-bit compact stereo format. This helps in reducing the required DMA bandwidth by transferring the left and right samples within the same data word.

Usually external audio codec or digital signal processor (DSP) require clock which is the multiple of sampling frequency fs (eg. 384fs). The i2S peripheral in Master Mode and Controller mode is capable of outputting a clock ranging from 16fs to 1024fs on Master Clock pin (MCKn).

27.2 Features


- Compliant with Inter-IC Sound (I²S) bus specification
- 2 independent Serializers configurable as receiver or as transmitter
- Several data formats supported:
 - 32-, 24-, 20-, 18-, 16-, and 8-bit mono or stereo format
 - 16- and 8-bit compact stereo format, with left and right samples packed in the same word to reduce data transfers
- Several data frame formats supported:
 - 2-channel I²S with Word Select
 - 1- to 8-slot Time Division Multiplexed (TDM) with Frame Sync and individually enabled slots
 - 1- or 2-channel Pulse Density Modulation (PDM) reception for MEMS microphones
 - 1-channel burst transfer with non-periodic Frame Sync
- 2 independent Clock Units handling either the same clocks or separate clocks for the Serializers:
 - Suitable for a wide range of sample frequencies (fs), including 32kHz, 44.1kHz, 48kHz, 88.2kHz, 96kHz, and 192kHz
 - 16fs to 1024fs Master Clock generated for external audio codecs
- Master, slave, and controller modes:
 - Master: data received/transmitted based on internally-generated clocks. Output Serial Clock on SCKn pin and Master Clock on (MCKn) pin
 - Slave: data received/transmitted based on external clocks on Serial Clock pin (SCKn) or Master Clock pin (MCKn)
 - Controller: Only output internally generated Master clock (MCKn) and Serial Clock (SCKn)
- Individual enable and disable of Clock Units and Serializers
- DMA interfaces for each Serializer receiver or transmitter to reduce processor overhead:
 - Either one DMA channel for all data slots. or
 - One DMA channel per data channel in stereo



Smart holding registers management to avoid data slots mix after overrun or underrun

27.3 Block Diagram

Figure 27-1. I²S Block Diagram



27.4 Signal Description

Pin Name	Pin Description	Туре
MCKn	Master Clock for Clock Unit n	Input/Output
SCKn	Serial Clock for Clock Unit n	Input/Output
FSn	I ² S Word Select or TDM Frame Sync for Clock Unit n	Input/Output
SDm	Serial Data Input or Output for Serializer m	Input or Output

27.5 Product Dependencies

In order to use this module, other parts of the system must be configured correctly, as described below.

27.5.1 I/O lines

Using I²S's I/O lines requires the I/O pins to be configured. Refer to the "PORT" on page 363 chapter for details.

The I²S pins may be multiplexed with I/O Controller lines. The user must first program the I/O Controller to assign the desired I²S pins to their peripheral function. If the I²S I/O lines are not used by the application, they can be used for other purposes by the I/O Controller. It is required to enable only the I²S inputs and outputs actually in use.



27.5.2 Power Management

The I²S will continue to operate in any sleep mode where the selected source clocks are running.

27.5.3 Clocks

The clock for the I²S bus interface (CLK_I2S_APB) is generated by the Power Manager. This clock is disabled at reset, and can be enabled in the Power Manager. It is recommended to disable the I²S before disabling the clock, to avoid freezing the I²S in an undefined state.

There are two generic clocks, GCLK_I2S_0 and GCLK_I2S_1 connected the I²S peripheral, one for each I²S clock unit. The generic clocks (GCLK_I2S_n, n=0..1) can be set to a wide range of frequencies and clock sources. The GCLK_I2S_n must be enabled and configured before use. Refer to the module configuration section for details on the generic clocks used for the I²S.

The generic clocks are only used in Master mode. The clock from a single clock unit can be used for both Serializers to handle synchronous transfers, or a separate clock from different clock units can be used for each Serializer to handle transfers on non-related clocks.

27.5.4 DMA

The DMA request lines (or line if only one request) are connected to the DMA Controller (DMAC). Using the I²S DMA requests requires the DMA Controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details.

27.5.5 Interrupts

The interrupt request line is connected to the interrupt controller. Using the I²S interrupt(s) requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

27.5.6 Events

Not applicable.

27.5.7 Debug Operation

When an external debugger forces the CPU into debug mode, the I²S continues normal operation. If this module is configured in a way that requires it to be periodically serviced by the CPU through interrupt requests or similar, improper operation or data loss may result during debugging.

27.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

DATAm

Write-protection is denoted by the Write-protection property in the register description.

When the CPU is halted in debug mode or the CPU reset is extended, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

27.5.9 Analog Connections

Not applicable.



27.6 Functional Description

27.6.1 Principle of Operation

The I2S uses three or four communication lines for synchronous data transfer:


- SDm for receiving or transmitting in Serializer m
- SCKn for the serial clock in Clock Unit n
- FSn for the frame synchronization or I2S word select, identifying the beginning of each frame
- Optionally, MCKn to output an oversampling clock to an external codec

I2S data transfer is frame based, where a serial frame:

- starts with the frame synchronization active edge
- and consists of 1 to 8 data slots, that are 8-, 16-, 24-, or 32-bit wide.

Each data slot is used to transfer one data sample of 8, 16, 18, 20, 24 or 32 bits

27.6.1.1 I²S Functional Block DiagramInitialization



The I²S features two Clock Units, two Serializers configurable as Receiver or Transmitter. The two Serializers can either share the same Clock Unit or use separate Clock Units.

Before enabling the I²S, the following registers must be configured:

- the Clock Control registers (CLKCTRLn),
- and the Serializer Control registers (SERCTRLm).

In Master mode (CTRLCTRLn.MODE=1), one of the generic clocks for the I²S must also be configured to operate at the required frequency, as described in "Mono" on page 563.

- fs is the sampling frequency that defines the frame period, e.g. 48kHz
- CLKCTRLn.NBSLOTS defines the number of slots in each frame, e.g. 6-slot frame if NBSLOTS=5
- CLKCTRLn.SLOTSIZE defines the number of bits in each slot, e.g. 32-bit slot if SLOTSIZE=3
- SCKn frequency must then be (fs * number_of_slots * number_of_bits_per_slot), e.g. 9.216MHz

If, say, a 384fs MCKn Master Clock is also required, i.e. 18.432 MHz, then the generic clock could be at 18.432 MHz and MCLKn divided by 2, by setting CLKCTRLn.MCKDIV=1, to obtain SCKn desired frequency. If MCKn is not required, the generic clock could be at 9.216MHz and CLKCTRLn.MCKDIV=0.



Once the configuration has been written, the I²S Clock Units and Serializers can be enabled by writing a one to the CKENn and SERENm bits and to the ENABLE bit in the Control register (CTRLA). The Clock Unit n can be enabled alone, in Controller Mode, to output clocks to the MCKn, SCKn, and FSn pins. The Clock Units must be enabled if Serializers are enabled.

The Clock Units and Serializers can be disabled independently by writing a zero to CTRLA.CKENn, or CTRLA.SERENm respectively. Once requested to stop, they will only stop when the pending transmit frames will be completed, if any. When requested to stop, the ongoing reception of the current slot will be completed and then the Serializer will be stopped.

27.6.2 Basic Operation

The Receiver can be operated by reading the Data Holding register (DATAm), whenever the Receive Ready (RXRDYm) bit in the Interrupt Flag Status and Clear register (INTFLAG) is set. Successive values read from DATAm will correspond to the samples from the left and right audio channels. In TDM mode, the successive values read from DATAm correspond to the first slot to the last slot. The number of slots in TDM is configured in CLKCTRLn.NBSLOTS.

The Transmitter can be operated by writing to the Data Holding register (DATAm), whenever the Transmit Ready (TXRDYm) bit in the Interrupt Flag Status and Clear register (INTFLAG) is set. Successive values written to DATAm should correspond to the samples from the left and right audio channels. In TDM mode, the successive values written to DATAm correspond to the first slot to the last slot. The number of slots in TDM is configured in CLKCTRLn.NBSLOTS.

The Receive Ready and Transmit Ready bits can be polled by reading the INTFLAG register.

The processor load can be reduced by enabling interrupt-driven operation. The RXRDYm and/or TXRDYm interrupt requests can be enabled by writing a one to the corresponding bit in the Interrupt Enable register (INTENSET). The interrupt service routine associated to the I²S interrupt request will then be executed whenever Receive Ready or Transmit Ready status bits are set.

The processor load can be further reduced by enabling DMA-driven operation. The I2S_DMAC_ID_RX_m and/or I2S_DMAC_ID_TX_m triggers can be used in the configuration of DMAC channels, so that one DMA data transfer will be executed whenever Receive Ready or Transmit Ready status bits are set.

27.6.2.1 Serial Clock and Word Select Generation

The generation of clocks in the I²S is described in Figure 27-2.

In Slave mode, the Serial Clock and Word Select Clock are driven by an external master. SCKn and FSn pins are inputs and no generic clock is required by the I²S.

In Master mode, the user can configure the Master Clock, Serial Clock, and Word Select signal through the Clock Control register (CLKCTRLn). MCKn, SCKn, and FSn pins are outputs and a generic clock is used to derive the I²S clocks.

Audio codecs connected to the I²S pins may require a Master Clock signal with a frequency multiple of the audio sample frequency (fs), such as 256fs. When the I²S is in Master mode, writing a one to CLKCTRLn.MCKOE will output GCLK_I2S as Master Clock to the MCKn pin. Then it is divided to create the internal Serial Clock, output on the SCKn pin. The clock division factor is defined by writing to CLKCTRLn.MCKDIV and CLKCTRLn.SLOTSIZE.


The Master Clock (MCKn) frequency is GCLK_I2S_n frequency divided by (MCLKDIVOUT+1), or also (NBSLOTS+1)*(SLOTSIZE+1)*8*(MCKDIV+1)/(MCLKDIVOUT+1) times the sample frequency (fs), i.e. FSn frequency. The Serial Clock (SCKn) frequency is (NBSLOTS+1)*(SLOTSIZE+1)*8 times the sample frequency (fs).

If a Master Clock output is not required, the GCLK_I2S generic clock is used as SCKn, by writing a zero to CLKCTRLn.MCKDIV. Alternatively, if the frequency of the generic clock used is a multiple of the required SCKn frequency, the MCKn to SCKn divider can be used with the ratio defined by writing the CLKCTRLn.MCKDIV field.

The FSn pin is used as Word Select in I²S format and as Frame Synchronization in TDM format, as described in "I2S Reception and Transmission Sequence" on page 562 and "TDM Reception and Transmission Sequence" on page 562 respectively.



Figure 27-2. I²S Clocks Generation



27.6.2.2 Data Holding Registers

The I²S user interface includes a Data Holding register (DATAm) for each Serializer m. They are used to access data samples for all data slots.

In Receiver mode, when a new data word is available in the DATAm register, Receive Ready bit (RXRDYm) in the Interrupt Flag Status and Clear register (INTFLAG) is set. Reading the DATAm register will clear this bit.

A receive overrun condition occurs if a new data word becomes available before the previous data word has been read from the DATAm register. Then, Receive Overrun (RXORm) bit in INTFLAG will be set. This interrupt can be cleared by writing a one to INTFLAG.RXORm bit

In Transmitter mode, when DATAm is empty, Transmit Ready bit (TXRDYm) in the Interrupt Flag Status and Clear register (INTFLAG) is set. Writing to DATAm will clear this bit.



A transmit underrun condition occurs if a new data word needs to be transmitted before it has been written to DATAm. Then, Transmit Underrun (TXURm) bit in INTFLAG will be set. This interrupt can be cleared by writing a one to INTFLAG.TXURm bit. If TXSAME bit in SERCTRLm is zero, then a zero data word is transmitted in case of underrun. If SERCTRLm.TXSAME is one, then the previous data word for the current transmit slot number is transmitted.

For 16-bit compact stereo, the left sample uses bits 15 through 0 and the right sample uses bits 31 through 16 of the same data word. For 8-bit compact stereo, the left sample uses bits 7 through 0 and the right sample uses bits 15 through 8 of the same data word. If more than two slots are used, even-numbered and odd-numbered samples will be handled like left samples and right samples respectively.

27.6.3 Master, Controller, and Slave Modes

In Master and Controller modes, the I²S provides the Serial Clock, Word Select/Frame Sync signal and optionally Master Clock

In Controller mode, the I²S Serializers are disabled. Only the clocks are enabled and output to be used by external receivers and/or transmitters.

In Slave mode, the I²S receives the Serial Clock and the Word Select/Frame Sync Signal from an external master. SCKn and FSn pins are inputs.

The mode is selected by writing the MODE field of the Clock Control register (CLKCTRLn). Since the MODE field changes the direction of the FSn and SCKn pins, the Mode register should only be written when the I²S Clock Unit n is stopped, in order to avoid unwanted glitches on the FSn and SCKn pins.

27.6.4 I²S Reception and Transmission Sequence

As specified in the I²S protocol, data bits are left-adjusted in the Word Select slot, with the MSB transmitted first, starting one clock period after the transition on the Word Select line.

Bit Serial Clock SCKn
Word Select
FSn
Data SDm
LSB MSB
Left Channel

Figure 27-3. I²S Reception and Transmission Sequence

Data bits are sent on the falling edge of the Serial Clock and sampled on the rising edge of the Serial Clock. The Word Select line indicates the channel in transmission, a low level for the left channel and a high level for the right channel.

The length of transmitted words can be chosen among 8, 16, 18, 20, 24, and 32 bits by writing the Data Word Size bit group in the Serializer Control m register (SERCTRLm.DATASIZE).

If the slot allows for more data bits than written in the SERCTRLm.DATASIZE bit group, zeroes are appended to the transmitted data word and extra received bits are discarded. If the slot size is smaller than the data size, the bits above the slot size will not be sent during transmission and the missing bits are set to zero in the received data word.

27.6.5 TDM Reception and Transmission Sequence


In Time Division Multiplexed (TDM) format, CLKCTRLn.NBSLOTS number of data slots are sent or received within each frame.

By configuring the CLKCTRLn register, the Frame Sync pulse width and polarity can be modified.



By configuring SERCTRLm, data bits can be left-adjusted or right-adjusted in the slot. It can also configure the data transmission/reception with either the MSB or the LSB transmitted/received first, starting the transmission/reception either at the transition of the FSn pin or one clock period after.

Figure 27-4. TDM Reception and Transmission Sequence



Data bits are sent on the falling edge of the Serial Clock and sampled on the rising edge of the Serial Clock. The FSn pin provides a frame synchronization signal, at the beginning of slot 0. The delay between the frame start and the first data bit is defined by writing the CLKCTRLn.BITDELAY field.

The Frame Sync pulse can be either one SCKn period (BIT), one slot (SLOT), or one half frame (HALF). This selection is done by writing the CLKCTRLn.FSWIDTH field.

The number of slots is selected by writing the CLKCTRLn.NBSLOTS field.

The number of bits in each slot is selected by writing the CLKCTRLn.SLOTSIZE field.

The length of transmitted words can be chosen among 8, 16, 18, 20, 24, and 32 bits by writing the DATASIZE field in the Serializer Control register (SERCTRLm).

If the slot allows for more data bits than programmed in the SERCTRLm.DATASIZE field, additional bits are appended to the transmitted or received data word as specified in SERCTRLm.EXTEND field. If the slot allows for less data bits than programmed, the extra bits are not transmitted, or received data word is extended according to SERCTRLm.EXTEND field.

27.6.6 PDM Reception

In Pulse Density Modulation (PDM) reception mode, continuous 1-bit data samples are available on the SDm line on each SCKn rising edge, e.g. by a MEMS microphone with PDM interface.

When using two PDM microphones, the second one for right channel is configured to output data on each SCKn falling edge. In PDM2 mode, the Serializer will store the samples of each microphone in one half of the data word, with left microphone bits in lower half and right microphone bits in upper half, like in compact stereo format.

27.6.7 Data Formatting Unit

To allow more flexibility, data words received by Serializer m will be formatted by the Receive Formatting Unit before being stored into the DATAm register. And data words written into the DATAm register will be formatted by the Transmit Formatting Unit before transmission by Serializer m.

The formatting options are defined in SERCTRLm register:

- SLOTADJ for left or right justification in the slot,
- BITREV for bit reversal,
- WORDADJ for left or right justification in the data word,
- EXTEND for extension to the word size.

27.6.8 Mono

When the MONO bit in the SERCTRLm register is set, in Transmit mode, data written to the left channel is duplicated to the right output channel. In TDM mode with more than two slots, data written to the even-numbered slots is duplicated to the following odd-numbered slot.



When the MONO bit in the SERCTRLm register is set, in Receiver mode, data received from the right channel is ignored and data received from the left channel is duplicated to the right channel. In TDM mode with more than two slots, data received from the even-numbered slots is duplicated to the following odd-numbered slot.

27.6.9 DMA, Interrupt and Events

Table 27-1. Module Request for I²S

Condition	Interrupt request	Event output	Event input	DMA request	DMA request is cleared
Receive Ready	x			x	When data is read
Transmit Ready (Buffer empty)	x			х	When data is written
Receive Overrun	x				
Transmit Underrun	x				

27.6.10 DMA Operation

Each Serializer can be connected either to one single Peripheral DMA channel or to one Peripheral DMA channel per data slot in stereo mode. This is selected by writing the SERCTRLm.DMA bit.

The I²S generates the following DMA requests:

- If SERCTRLm.DMA=0, all data channels or slots use the I2S_DMAC_ID_RX_m DMA trigger for Receiver or the I2S_DMAC_ID_TX_m trigger for Transmitter.
- If SERCTRLm.DMA=1, in Receiver mode, even-numbered slots use the I2S_DMAC_ID_RX_m DMA trigger and odd-numbered slots use the I2S_DMAC_ID_TX_m trigger.
- If SERCTRLm.DMA=1, in Transmitter mode, even-numbered slots use the I2S_DMAC_ID_TX_m DMA trigger and odd-numbered slots use the I2S_DMAC_ID_RX_m trigger.

The Peripheral DMA reads from the DATAm register and writes to the DATAm register for all data slots, successively.

The Peripheral DMA transfers may use 32-bit word, 16-bit halfword, or 8-bit byte according to the value of the SERCTRLm.DATASIZE field. 8-bit compact stereo will use 16-bit halfwords and 16-bit compact stereo will use 32-bit words.

27.6.11 Interrupts

The I²S has the following interrupt sources:

- Receive Ready (RXRDYm)
- Receive Overrun (RXORm)
- Transmit Ready (TXRDYm)
- Transmit Underrun (TXORm)

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear (INTFLAG) register is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled, or the I²S is reset. See INTFLAG for details on how to clear interrupt flags. All interrupt requests from the peripheral are ORed together on system level to generate one combined interrupt request to the NVIC. Refer to "Nested Vector Interrupt Controller" on page 23 for details. The user must read the INTFLAG register to determine which interrupt condition is present.



Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

27.6.12 Events

Not applicable.

27.6.13 Sleep Mode Operation

The I²S continues to operate in all sleep modes that still provide its clocks.

27.6.14 Synchronization

Due to the asynchronicity between CLK_I2S_APB and GCLK_I2S_n some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- No synchronization

When executing an operation that requires synchronization, the corresponding Synchronization Busy bit in the Synchronization register (SYNCBUSY) will be set immediately, and cleared when synchronization is complete.

If an operation that requires synchronization is executed while the corresponding SYNCBUSY bit is one, a peripheral bus error is generated.

The following bits need synchronization when written:

- Software Reset bit in the Control A register (CTRLA.SWRST). SYNCBUSY.SWRST is set to one while synchronization is in progress.
- Enable bit in the Control A register (CTRLA.ENABLE). SYNCBUSY.ENABLE is set to one while synchronization is in progress.
- Clock Unit x Enable bits in the Control A register (CTRLA.CKENx). SYNCBUSY.CKENx is set to one while synchronization is in progress.
- Serializer x Enable bits in the Control A register (CTRLA.SERENx). SYNCBUSY.SERENx is set to one while synchronization is in progress.
- Data n registers (DATAn), Read-Synchronized when Serializer n is in Rx mode or Write-Synchronized when in Tx mode. SYNCBUSY.DATAn is set to one while synchronization is in progress.

Synchronization is denoted by the Read-Synchronized or Write-Synchronized property in the register description.

27.6.15 Loop-back Mode

For debugging purposes, the I²S can be configured to loop back the Transmitter to the Receiver. Writing a one to the SERCTRLm.RXLOOP bit will configure SDm as input and the other SD as output. Both SD will be connected internally, so that the transmitted data is also received. For instance, writing SERCTRL0.RXLOOP=1 will connect SD1 output to SD0 input, or writing SERCTRL1.RXLOOP=1 will connect SD0 output to SD1 input.

RXLOOP=1 will connect the Transmitter output of the other Serializer to the Receiver input of the current Serializer. For the Loop-Back Mode to work, the current Serializer must be configured as receiver and the other Serializer as transmitter.

Writing a zero to SERCTRLm.RXLOOP will restore the normal behavior and connection between Serializer m and SDm pin input. As for other changes to the Serializer configuration, the Serializer m must be disabled before writing the SERCTRLm register to update SERCTRLm.RXLOOP.



27.7 I²S Application Examples

The I²S can support several serial communication modes used in audio or high-speed serial links. Some standard applications are shown in the following figures. All serial link applications supported by the I²S are not listed here.

Figure 27-5. Audio Application Block Diagram




Figure 27-6. Time Slot Application Block Diagram






Figure 27-7. Codec Application Block Diagram





Figure 27-8. PDM Microphones Application Block Diagram





27.8 Register Summary

Table 27-2. Register Summary

			I		I		1		i .	
Offset	Name	Bit Pos.								
0x00	CTRLA	7:0			SEREN1	SEREN0	CKEN1	CKEN0	ENABLE	SWRST
0x01 0x03	Reserved									
0x04		7:0	BITDELAY	FSWID	TH[1:0]		NBSLOTS[2:0]		SLOTS	IZE[1:0]
0x05		15:8				SCKSEL	FSINV			FSSEL
0x06	CLKCTRL0	23:16		ı	MCKDIV[4:0]			MCKEN		MCKSEL
0x07		31:24	MCKOUTINV	SCKOUTINV	FSOUTINV			MCKOUTDIV[4:0]	
0x08		7:0	BITDELAY	FSWID	TH[1:0]		NBSLOTS[2:0]		SLOTS	IZE[1:0]
0x09	CLKCTRL1	15:8				SCKSEL	FSINV			FSSEL
0x0A	CLRCTRLT	23:16			MCKDIV[4:0]			MCKEN		MCKSEL
0x0B		31:24	MCKOUTINV	SCKOUTINV	FSOUTINV			MCKOUTDIV[4:0)]	
0x0C	INTENCLR	7:0			RXOR1	RXOR0			RXRDY1	RXRDY0
0x0D	INTENCER	15:8			TXUR1	TXUR0			TXRDY1	TXRDY0
0x0E	Reserved									
0x0F	Reserved									
0x10	INTENSET	7:0			RXOR1	RXOR0			RXRDY1	RXRDY0
0x11	INTENSET	15:8			TXUR1	TXUR0			TXRDY1	TXRDY0
0x12	Reserved									
0x13	Reserved									
0x14	INTFLAG	7:0			RXOR1	RXOR0			RXRDY1	RXRDY0
0x15	INTFLAG	15:8			TXUR1	TXUR0			TXRDY1	TXRDY0
0x16	Reserved									
0x17	Reserved									
0x18	SYNCBUSY	7:0			SEREN1	SEREN0	CKEN1	CKEN0	ENABLE	SWRST
0x19	STNCBUST	15:8							DATA1	DATA0
0x1A										
 0x1F	Reserved									
0x20		7:0	SLOTADJ		CLKSEL	TXSAME	TXDEFA	.ULT[1:0]	SERMO	DE[1:0]
0x21		15:8	BITREV	EXTE	ND[1:0]	WORDADJ			DATASIZE[2:0]	
0x22	SERCTRL0	23:16	SLOTDIS7	SLOTDIS6	SLOTDIS5	SLOTDIS4	SLOTDIS3	SLOTDIS2	SLOTDIS1	SLOTDIS0
0x23		31:24						RXLOOP	DMA	MONO
0x24		7:0	SLOTADJ		CLKSEL	TXSAME	TXDEFA	.ULT[1:0]	SERMO	DE[1:0]
0x25		15:8	BITREV	EXTEN	ND[1:0]	WORDADJ			DATASIZE[2:0]	
0x26	SERCTRL1	23:16	SLOTDIS7	SLOTDIS6	SLOTDIS5	SLOTDIS4	SLOTDIS3	SLOTDIS2	SLOTDIS1	SLOTDIS0
0x27		31:24						RXLOOP	DMA	MONO
0x28										
 0v2F	Reserved									
0x2F										



Offset	Name	Bit Pos.					
0x30		7:0	DATA[7:0]				
0x31	DATA0	15:8	DATA[15:8]				
0x32		23:16	DATA[23:16]				
0x33		31:24	DATA[31:24]				
0x34		7:0	DATA[7:0]				
0x35	DATA1	15:8	DATA[15:8]				
0x36		23:16	DATA[23:16]				
0x37		31:24	DATA[31:24]				



27.9 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by Write-Protected property in each individual register description. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Refer to "Synchronization" on page 565 for details.

Some registers are enable-protected, meaning they can only be written when the I2S is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



27.9.1 Control A

Name: CTRLA
Offset: 0x00
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
			SEREN1	SEREN0	CKEN1	CKEN0	ENABLE	SWRST
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – SERENx [x=1..0]: Serializer x Enable

0: The Serializer x is disabled.

1: The Serializer x is enabled.

Writing a zero to this bit will disable the Serializer x.

Writing a one to this bit will enable the Serializer x.

Bits 3:2 – CKENx [x=1..0]: Clock Unit x Enable

0: The Clock Unit x is disabled.

1: The Clock Unit x is enabled.

Writing a zero to this bit will disable the Clock Unit x.

Writing a one to this bit will enable the Clock Unit x.

• Bit 1 - ENABLE: Enable

0: The peripheral is disabled.

1: The peripheral is enabled.

Writing a zero to this bit will disable the module.

Writing a one to this bit will enable the module.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers to their initial state, and the peripheral will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.



27.9.2 Clock Unit n Control

Name: CLKCTRLn

Offset: 0x04+n*0x4 [n=0..1]

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24	
	MCKOUTINV	SCKOUTINV	FSOUTINV		MCKOUTDIV[4:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
			MCKDIV[4:0]			MCKEN		MCKSEL	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				SCKSEL	FSINV			FSSEL	
Access	R	R	R	R/W	R/W	R	R	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
	BITDELAY	FSWID	TH[1:0]		NBSLOTS[2:0]		SLOTS	SIZE[1:0]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bit 31 – MCKOUTINV: Master Clock Output Invert

0: The Master Clock n is output without inversion.

1: The Master Clock n is inverted before being output.

Bit 30 – SCKOUTINV: Serial Clock Output Invert

0: The Serial Clock n is output without inversion.

1: The Serial Clock n is inverted before being output.

Bit 29 – FSOUTINV: Frame Sync Output Invert

0: The Frame Sync n is output without inversion.

1: The Frame Sync n is inverted before being output.

Bits 28:24 – MCKOUTDIV[4:0]: Master Clock Output Division Factor

The generic clock selected by MCKSEL is divided by (MCKOUTDIV + 1) to obtain the Master Clock n output.

• Bits 23:19 – MCKDIV[4:0]: Master Clock Division Factor

The Master Clock n is divided by (MCKDIV + 1) to obtain the Serial Clock n.

Bit 18 – MCKEN: Master Clock Enable

0: The Master Clock n division and output is disabled.



1: The Master Clock n division and output is enabled.

Bit 17 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 16 – MCKSEL: Master Clock Select

This field selects the source of the Master Clock n:

Table 27-3. Master Clock Select

MCKSEL	Name	Description
0x0	GCLK	GCLK_I2S_n is used as Master Clock n source
0x1	MCKPIN	MCKn input pin is used as Master Clock n source

Bits 15:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 12 – SCKSEL: Serial Clock Select

This field selects the source of the Serial Clock n:

Table 27-4. Serial Clock Select

SCKSEL	Name	Description
0x0	MCKDIV	Divided Master Clock n is used as Serial Clock n source
0x1	SCKPIN	SCKn input pin is used as Serial Clock n source

• Bit 11 – FSINV: Frame Sync Invert

0: The Frame Sync n is used without inversion.

1: The Frame Sync n is inverted before being used.

Bits 10:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – FSSEL: Frame Sync Select

This field selects the source of the Frame Sync n:

Table 27-5. Frame Sync Select

FSSEL	Name	Description
0x0	SCKDIV	Divided Serial Clock n is used as Frame Sync n source
0x1	FSPIN	FSn input pin is used as Frame Sync n source



Bit 7 – BITDELAY: Data Delay from Frame Sync

Table 27-6. Data Delay from Frame Sync

BITDELAY	Name	Description
0x0	LJ	Left Justified (0 Bit Delay)
0x1	I2S	I2S (1 Bit Delay)

Bits 6:5 – FSWIDTH[1:0]: Frame Sync Width

This field selects the duration of the Frame Sync output pulses.

When not in Burst mode, the Clock unit n operates in continuous mode when enabled, with periodic Frame Sync pulses and Data samples.

In Burst mode, a single Data transfer starts at each Frame Sync pulse; these pulses are 1-bit wide and occur only when a Data transfer is requested.

Table 27-7. Frame Sync Width

FSWIDTH[1:0]	Name	Description
0x0	SLOT	Frame Sync Pulse is 1 Slot wide (default for I2S protocol)
0x1	HALF	Frame Sync Pulse is half a Frame wide
0x2	BIT	Frame Sync Pulse is 1 Bit wide
0x3	BURST	Clock Unit n operates in Burst mode, with a 1-bit wide Frame Sync pulse per Data sample, only when Data transfer is requested

• Bits 4:2 – NBSLOTS[2:0]: Number of Slots in Frame Each Frame for Clock Unit n is composed of (NBSLOTS + 1) Slots.

Bits 1:0 – SLOTSIZE[1:0]: Slot Size Each Slot for Clock Unit n is composed of a number of bits specified by SLOTSIZE.

Table 27-8. Slot Size

SLOTSIZE[1:0]	Name	Description
0x0	8	8-bit Slot for Clock Unit n
0x1	16	16-bit Slot for Clock Unit n
0x2	24	24-bit Slot for Clock Unit n
0x3	32	32-bit Slot for Clock Unit n



27.9.3 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.

Name: INTENCLR

Offset: 0x0C **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
			TXUR1	TXUR0			TXRDY1	TXRDY0
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			RXOR1	RXOR0			RXRDY1	RXRDY0
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:12 – TXURx [x=1..0]: Transmit Underrun x Interrupt Enable

0: The Transmit Underrun x interrupt is disabled.

1: The Transmit Underrun x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Underrun x Interrupt Enable bit, which disables the Transmit Underrun x interrupt.

Bits 11:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 9:8 – TXRDYx [x=1..0]: Transmit Ready x Interrupt Enable

0: The Transmit Ready x interrupt is disabled.

1: The Transmit Ready x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Ready x Interrupt Enable bit, which disables the Transmit Ready x interrupt.

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – RXORx [x=1..0]: Receive Overrun x Interrupt Enable

0: The Receive Overrun x interrupt is disabled.

1: The Receive Overrun x interrupt is enabled.

Writing a zero to this bit has no effect.



Writing a one to this bit will clear the Receive Overrun x Interrupt Enable bit, which disables the Receive Overrun x interrupt.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – RXRDYx [x=1..0]: Receive Ready x Interrupt Enable

- 0: The Receive Ready x interrupt is disabled.
- 1: The Receive Ready x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Receive Ready x Interrupt Enable bit, which disables the Receive Ready x interrupt.



27.9.4 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x10 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
			TXUR1	TXUR0			TXRDY1	TXRDY0
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			RXOR1	RXOR0			RXRDY1	RXRDY0
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:12 – TXURx [x=1..0]: Transmit Underrun x Interrupt Enable

0: The Transmit Underrun interrupt is disabled.

1: The Transmit Underrun interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Transmit Underrun Interrupt Enable bit, which enables the Transmit Underrun interrupt.

Bits 11:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 9:8 – TXRDYx [x=1..0]: Transmit Ready x Interrupt Enable

0: The Transmit Ready interrupt is disabled.

1: The Transmit Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Transmit Ready Interrupt Enable bit, which enables the Transmit Ready interrupt.

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – RXORx [x=1..0]: Receive Overrun x Interrupt Enable

0: The Receive Overrun interrupt is disabled.

1: The Receive Overrun interrupt is enabled.

Writing a zero to this bit has no effect.



Writing a one to this bit will set the Receive Overrun Interrupt Enable bit, which enables the Receive Overrun interrupt.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – RXRDYx [x=1..0]: Receive Ready x Interrupt Enable

- 0: The Receive Ready interrupt is disabled.
- 1: The Receive Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Receive Ready Interrupt Enable bit, which enables the Receive Ready interrupt.



27.9.5 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x14 **Reset:** 0x0000

Property: -

Bit	15	14	13	12	11	10	9	8
			TXUR1	TXUR0			TXRDY1	TXRDY0
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			RXOR1	RXOR0			RXRDY1	RXRDY0
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:12 – TXURx [x=1..0]: Transmit Underrun x

This flag is cleared by writing a one to it.

This flag is set when a Transmit Underrun condition occurs in Sequencer x, and will generate an interrupt request if INTENCLR/SET.TXURx is one on reading.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Underrun x interrupt flag.

Bits 11:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 9:8 – TXRDYx [x=1..0]: Transmit Ready x

This flag is cleared by writing to DATAx register or writing a one to it.

This flag is set when Sequencer x is ready to accept a new data word to be transmitted, and will generate an interrupt request if INTENCLR/SET.TXRDYx is one on reading.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Ready x interrupt flag.

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – RXORx [x=1..0]: Receive Overrun x

This flag is cleared by writing a one to it.

This flag is set when a Receive Overrun condition occurs in Sequencer x, and will generate an interrupt request if INTENCLR/SET.RXORx is one on reading.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Receive Overrun x interrupt flag.



Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – RXRDYx [x=1..0]: Receive Ready x

This flag is cleared by reading from DATAx register or writing a one to it.

This flag is set when a Sequencer x has received a new data word, and will generate an interrupt request if INTEN-CLR/SET.RXRDYx is one on reading.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Receive Ready x interrupt flag.



27.9.6 Synchronization Status

Name: SYNCBUSY

Offset: 0x18 **Reset:** 0x0000

Property: -

Bit	15	14	13	12	11	10	9	8
							DATA1	DATA0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			SEREN1	SEREN0	CKEN1	CKEN0	ENABLE	SWRST
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 9:8 – DATAx [x=1..0]: Data x Synchronization Status

Bit DATAx is cleared when the synchronization of DATAx register between the clock domains is complete. Bit DATAx is set when the synchronization of DATAx register between the clock domains is started.

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 5:4 – SERENx [x=1..0]: Serializer x Enable Synchronization Status

Bit SERENx is cleared when the synchronization of CTRLA.SERENx bit between the clock domains is complete. Bit SERENx is set when the synchronization of CTRLA.SERENx bit between the clock domains is started.

• Bits 3:2 - CKENx [x=1..0]: Clock Unit x Enable Synchronization Status

Bit CKENx is cleared when the synchronization of CTRLA.CKENx bit between the clock domains is complete. Bit CKENx is set when the synchronization of CTRLA.CKENx bit between the clock domains is started.

Bit 1 – ENABLE: Enable Synchronization Status

This bit is cleared when the synchronization of CTRLA.ENABLE bit between the clock domains is complete. This bit is set when the synchronization of CTRLA.ENABLE bit between the clock domains is started.

Bit 0 – SWRST: Software Reset Synchronization Status

This bit is cleared when the synchronization of CTRLA.SWRST bit between the clock domains is complete. This bit is set when the synchronization of CTRLA.SWRST bit between the clock domains is started.



27.9.7 Serializer n Control

Name: SERCTRLn

Offset: 0x20+n*0x4 [n=0..1]

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24
						RXLOOP	DMA	MONO
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	SLOTDIS7	SLOTDIS6	SLOTDIS5	SLOTDIS4	SLOTDIS3	SLOTDIS2	SLOTDIS1	SLOTDIS0
Access	R/W	R/W						
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	BITREV	EXTEN	ND[1:0]	WORDADJ			DATASIZE[2:0]	
Access	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	SLOTADJ		CLKSEL	TXSAME	TXDEFA	ULT[1:0]	SERMC	DDE[1:0]
Access	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:27 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 26 – RXLOOP: Loop-back Test Mode

This bit enables a loop-back test mode:

0: Each Receiver uses its SDn pin as input (default mode).

1: Receiver uses as input the transmitter output of the other Serializer in the pair: e.g. SD1 for SD0 or SD0 for SD1.

Bit 25 – DMA: Single or Multiple DMA Channels

This bit selects whether even- and odd-numbered slots use separate DMA channels or the same DMA channel:

Table 27-9. Single or Multiple DMA Channels

DMA	Name	Description
0x0	SINGLE	Single DMA channel
0x1	MULTIPLE	One DMA channel per data channel



Bit 24 – MONO: Mono Mode

Table 27-10. Mono Mode

MONO	Name	Description
0x0	STEREO	Normal mode
0x1	MONO	Left channel data is duplicated to right channel

Bits 23:16 – SLOTDISx [x=7..0]: Slot x Disabled for this Serializer

This field allows disabling some slots in each transmit frame:

- 0: Slot x is used for data transfer.
- 1: Slot x is not used for data transfer and will be output as specified in the TXDEFAULT field.

Bit 15 – BITREV: Data Formatting Bit Reverse

This bit allows changing the order of data bits in the word in the Formatting Unit:

Table 27-11. Data Formatting Bit Reverse

BITREV	Name	Description
0x0	MSBIT	Transfer Data Most Significant Bit (MSB) first (default for I2S protocol)
0x1	LSBIT	Transfer Data Least Significant Bit (LSB) first

Bits 14:13 – EXTEND[1:0]: Data Formatting Bit Extension

This field defines the bit value used to extend data samples in the Formatting Unit:

Table 27-12. Data Formatting Bit Extension

EXTEND[1:0]	Name	Description
0x0	ZERO	Extend with zeroes
0x1	ONE	Extend with ones
0x2	MSBIT	Extend with Most Significant Bit
0x3	LSBIT	Extend with Least Significant Bit

Bit 12 – WORDADJ: Data Word Formatting Adjust

This field defines left or right adjustment of data samples in the word in the Formatting Unit:

Table 27-13. Data Word Formatting Adjust

WORDADJ	Name	Description
0x0	RIGHT	Data is right adjusted in word
0x1	LEFT	Data is left adjusted in word

Bit 11 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



Bits 10:8 – DATASIZE[2:0]: Data Word Size

This field defines the number of bits in each data sample. For 8-bit compact stereo, two 8-bit data samples are packed in bits 15 to 0 of the DATAn register. For 16-bit compact stereo, two 16-bit data samples are packed in bits 31 to 0 of the DATAn register.

Table 27-14. Data Word Size

DATASIZE[2:0]	Name	Description
0x0	32	32 bits
0x1	24	24 bits
0x2	20	20 bits
0x3	18	18 bits
0x4	16	16 bits
0x5	16C	16 bits compact stereo
0x6	8	8 bits
0x7	8C	8 bits compact stereo

Bit 7 – SLOTADJ: Data Slot Formatting Adjust

This field defines left or right adjustment of data samples in the slot:

Table 27-15. Data Slot Formatting Adjust

SLOTADJ	Name	Description
0x0	RIGHT	Data is right adjusted in slot
0x1	LEFT	Data is left adjusted in slot

Bit 6 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 5 – CLKSEL: Clock Unit Selection

Table 27-16. Clock Unit Selection

CLKSEL	Name	Description
0x0	CLK0	Use Clock Unit 0
0x1	CLK1	Use Clock Unit 1

• Bit 4 – TXSAME: Transmit Data when Underrun

Table 27-17. Transmit Data when Underrun

TXSAME	Name	Description
0x0	ZERO	Zero data transmitted in case of underrun
0x1	SAME	Last data transmitted in case of underrun



• Bits 3:2 – TXDEFAULT[1:0]: Line Default Line when Slot Disabled
This field defines the default value driven on the SDn output pin during all disabled Slots.

Table 27-18. Line Default Line when Slot Disabled

TXDEFAULT[1:0]	Name	Description
0x0	ZERO	Output Default Value is 0
0x1	ONE	Output Default Value is 1
0x2		Reserved
0x3	HIZ	Output Default Value is high impedance

Bits 1:0 – SERMODE[1:0]: Serializer Mode

Table 27-19. Serializer Mode

SERMODE[1:0]	Name	Description
0x0	RX	Receive
0x1	TX	Transmit
0x2	PDM2	Receive one PDM data on each serial clock edge
0x3		Reserved



27.9.8 Data n

Name: DATAn

Offset: 0x30+n*0x4 [n=0..1]

Reset: 0x00000000

Property: Read-Synchronized, Write-Synchronized

Bit	31	30	29	28	27	26	25	24		
		DATA[31:24]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
				DATA	[23:16]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				DATA	[15:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
				DATA	\ [7:0]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

Bits 31:0 – DATA[31:0]: Sample Data

This register is used to transfer data to or from Serializer n.

Data samples written to DATAn register will be sent to Serializer n for transmission, through the Transmit Formatting Unit that will apply the formatting specified in the SERCTRLn register.

Data samples received by Serializer n will be available for reading from DATAn register, through the Receive Formatting Unit, according to formatting information for Serializer n in the SERCTRLn register.



28. TC - Timer/Counter

28.1 Overview

The TC consists of a counter, a prescaler, compare/capture channels and control logic. The counter can be set to count events, or it can be configured to count clock pulses. The counter, together with the compare/capture channels, can be configured to timestamp input events, allowing capture of frequency and pulse width. It can also perform waveform generation, such as frequency generation and pulse-width modulation (PWM).


28.2 Features

- Selectable configuration
 - 8-, 16- or 32-bit TC, with compare/capture channels
- Waveform generation
 - Frequency generation
 - Single-slope pulse-width modulation
- Input capture
 - Event capture
 - Frequency capture
 - Pulse-width capture
- One input event
- Interrupts/output events on:
 - Counter overflow/underflow
 - Compare match or capture
- Internal prescaler
- Can be used with DMA and to trigger DMA transactions



28.3 Block Diagram

Figure 28-1. Timer/Counter Block Diagram





28.4 Signal Description

Signal Name	Туре	Description
WO[1:0]	Digital output	Waveform output

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

28.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

28.5.1 I/O Lines

Using the TC's I/O lines requires the I/O pins to be configured. Refer to "PORT" on page 363 for details.

28.5.2 Power Management

The TC can continue to operate in any sleep mode where the selected source clock is running. The TC interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

28.5.3 Clocks

The TC bus clock (CLK_TCx_APB, where x represents the specific TC instance number) can be enabled and disabled in the Power Manager, and the default state of CLK_TCx_APB can be found in the Peripheral Clock Masking section in "PM – Power Manager" on page 102.

The different TC instances are paired, even and odd, starting from TC0, and use the same generic clock, GCLK_TCx. This means that the TC instances in a TC pair cannot be set up to use different GCLK_TCx clocks.

This generic clock is asynchronous to the user interface clock (CLK_TCx_APB). Due to this asynchronicity, accessing certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 600 for further details.

28.5.4 DMA

The DMA request lines (or line if only one request) are connected to the DMA Controller (DMAC). Using the TC DMA requests requires the DMA Controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details.

28.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the TC interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

28.5.6 Events

To use the TC event functionality, the corresponding events need to be configured in the event system. Refer to "EVSYS – Event System" on page 390 for details.

28.5.7 Debug Operation

When the CPU is halted in debug mode the TC will halt normal operation. The TC can be forced to continue operation during debugging. Refer to the DBGCTRL register for details.



28.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following registers:

- Interrupt Flag register (INTFLAG)
- Status register (STATUS)
- Read Request register (READREQ)
- Count register (COUNT), "Counter Value" on page 621
- Period register (PER), "Period Value" on page 624
- Compare/Capture Value registers (CCx), "Compare/Capture" on page 625

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

28.5.9 Analog Connections

Not applicable.

28.6 Functional Description

28.6.1 Principle of Operation

The counter in the TC can be set to count on events from the Event System, or on the GCLK_TCx frequency. The pulses from GCLK_TCx will go through the prescaler, where it is possible to divide the frequency down.

The value in the counter is passed to the compare/capture channels, where it can either be compared with user defined values or captured on a predefined event.

The TC can be configured as an 8-, 16- or 32-bit counter. Which mode is chosen will determine the maximum range of the counter. The counter range combined with the operating frequency will determine the maximum time resolution achievable with the TC peripheral.

The TC can be count up or down. By default, the counter will operate in a continuous mode and count up, where the counter will wrap to the zero when reaching the top value

When one of the compare/capture channels is used in compare mode, the TC can be used for waveform generation. Upon a match between the counter and the value in one or more of the Compare/Capture Value registers (CCx), one or more output pins on the device can be set to toggle. The CCx registers and the counter can thereby be used in frequency generation and PWM generation.

Capture mode can be used to automatically capture the period and pulse width of signals.

28.6.2 Basic Operation

28.6.2.1 Initialization

The following register is enable-protected, meaning that it can only be written when the TC is disabled (CTRLA.ENABLE is zero):

 Control A register (CTRLA), except the Run Standby (RUNSTDBY), Enable (ENABLE) and Software Reset (SWRST) bits

The following bits are enable-protected:

Event Action bits in the Event Control register (EVCTRL.EVACT)

Enable-protected bits in the CTRLA register can be written at the same time as CTRLA.ENABLE is written to one, but not at the same time as CTRLA.ENABLE is written to zero.

Before the TC is enabled, it must be configured, as outlined by the following steps:



- The TC bus clock (CLK TCx APB) must be enabled
- The mode (8, 16 or 32 bits) of the TC must be selected in the TC Mode bit group in the Control A register (CTRLA.MODE). The default mode is 16 bits
- One of the wavegen modes must be selected in the Waveform Generation Operation bit group in the Control A register (CTRLA.WAVEGEN)
- If the GCLK_TCx frequency used should be prescaled, this can be selected in the Prescaler bit group in the Control A register (CTRLA.PRESCALER)
- If the prescaler is used, one of the presync modes must be chosen in the Prescaler and Counter Synchronization bit group in the Control A register (CTRLA.PRESYNC)
- One-shot mode can be selected by writing a one to the One-Shot bit in the Control B Set register (CTRLBSET.ONESHOT)
- If the counter should count down from the top value, write a one to the Counter Direction bit in the Control B Set register (CTRLBSET.DIR)
- If capture operations are to be used, the individual channels must be enabled for capture in the Capture Channel x Enable bit group in the Control C register (CTRLC.CPTEN)
- The waveform output for individual channels can be inverted using the Waveform Output Invert Enable bit group in the Control C register (CTRLC.INVEN)

28.6.2.2 Enabling, Disabling and Resetting

The TC is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The TC is disabled by writing a zero to CTRLA.ENABLE.

The TC is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the TC, except DBGCTRL, will be reset to their initial state, and the TC will be disabled. Refer to the CTRLA register for details.

The TC should be disabled before the TC is reset to avoid undefined behavior.

28.6.2.3 Prescaler Selection


As seen in Figure 28-2, the GCLK_TC clock is fed into the internal prescaler. Prescaler output intervals from 1 to 1/1024 are available. For a complete list of available prescaler outputs, see the register description for the Prescaler bit group in the Control A register (CTRLA.PRESCALER).

The prescaler consists of a counter that counts to the selected prescaler value, whereupon the output of the prescaler toggles.

When the prescaler is set to a value greater than one, it is necessary to choose whether the prescaler should reset its value to zero or continue counting from its current value on the occurrence of an overflow or underflow. It is also necessary to choose whether the TC counter should wrap around on the next GCLK_TC clock pulse or the next prescaled clock pulse (CLK_TC_CNT of Figure 28-2). To do this, use the Prescaler and Counter Synchronization bit group in the Control A register (CTRLA.PRESYNC).

If the counter is set to count events from the event system, these will not pass through the prescaler, as seen in Figure 28-2.

Figure 28-2. Prescaler





28.6.2.4 TC Mode

The counter mode is selected with the TC Mode bit group in the Control A register (CTRLA.MODE). By default, the counter is enabled in the 16-bit counter mode.

Three counter modes are available:

- COUNT8: The 8-bit TC has its own Period register (PER). This register is used to store the period value that can be used as the top value for waveform generation.
- COUNT16: This is the default counter mode. There is no dedicated period register in this mode.
- COUNT32: This mode is achieved by pairing two 16-bit TC peripherals. This pairing is explained in "Clocks" on page 589. The even-numbered TC instance will act as master to the odd-numbered TC peripheral, which will act as a slave. The slave status of the slave is indicated by reading the Slave bit in the Status register (STATUS.SLAVE). The registers of the slave will not reflect the registers of the 32-bit counter. Writing to any of the slave registers will not affect the 32-bit counter. Normal access to the slave COUNT and CCx registers is not allowed.

28.6.2.5 Counter Operations


The counter can be set to count up or down. When the counter is counting up and the top value is reached, the counter will wrap around to zero on the next clock cycle. When counting down, the counter will wrap around to the top value when zero is reached. In one-shot mode, the counter will stop counting after a wraparound occurs.

To set the counter to count down, write a one to the Direction bit in the Control B Set register (CTRLBSET.DIR). To count up, write a one to the Direction bit in the Control B Clear register (CTRLBCLR.DIR).

Each time the counter reaches the top value or zero, it will set the Overflow Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.OVF). It is also possible to generate an event on overflow or underflow when the Overflow/Underflow Event Output Enable bit in the Event Control register (EVCTRL.OVFEO) is one.

The counter value can be read from the Counter Value register (COUNT) or a new value can be written to the COUNT register. Figure 28-3 gives an example of writing a new counter value. The COUNT value will always be zero when starting the TC, unless some other value has been written to it or if the TC has been previously reloaded at TOP value, because stopped while TC was counting down.

Figure 28-3. Counter Operation



Stop Command

On the stop command, which can be evoked in the Command bit group in the Control B Set register (CTRLBSET.CMD), the counter will retain its current value. All waveforms are cleared. The counter stops counting, and the Stop bit in the Status register is set (STATUS.STOP).



Retrigger Command and Event Action

Retriggering can be evoked either as a software command, using the Retrigger command in the Control B Set register (CTRLBSET.CMD), or as a retrigger event action, using the Event Action bit group in the Event Control register (EVCTRL.EVACT).

When a retrigger is evoked while the counter is running, the counter will wrap to the top value or zero, depending on the counter direction..

When a retrigger is evoked with the counter stopped, the counter will continue counting from the value in the COUNT register.

Note: When retrigger event action is configured and enabled as an event action, enabling the counter will not start the counter. The counter will start at the next incoming event and restart on any following event.

Count Event Action

When the count event action is configured, every new incoming event will make the counter increment or decrement, depending on the state of the direction bit (CTRLBSET.DIR).

Start Event Action

When the TC is configured with a start event action in the EVCTRL.EVACT bit group, enabling the TC does not make the counter start; the start is postponed until the next input event or software retrigger action. When the counter is running, an input event has not effect on the counter.

28.6.2.6 Compare Operations

When using the TC with the Compare/Capture Value registers (CCx) configured for compare operation, the counter value is continuously compared to the values in the CCx registers. This can be used for timer or waveform operation.

Waveform Output Operations

The compare channels can be used for waveform generation on the corresponding I/O pins. To make the waveform visible on the connected pin, the following requirements must be fulfilled:

- Choose a waveform generation operation
- Optionally, invert the waveform output by writing the corresponding Waveform Output Invert Enable bit in the Control C register (CTRLC.INVx)
- Enable the corresponding multiplexor in the PORT

The counter value is continuously compared with each CCx available. When a compare match occurs, the Match or Capture Channel x interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.MCx) is set on the next zero-to-one transition of CLK_TC_CNT (see Figure 28-4). An interrupt and/or event can be generated on such a condition when INTENSET.MCx and/or EVCTRL.MCEOx is one.

One of four configurations in the Waveform Generation Operation bit group in the Control A register (CTRLA.WAVEGEN) must be chosen to perform waveform generation. This will influence how the waveform is generated and impose restrictions on the top value. The four configurations are:

- Normal frequency (NFRQ)
- Match frequency (MFRQ)
- Normal PWM (NPWM)
- Match PWM (MPWM)


When using NPWM or NFRQ, the top value is determined by the counter mode. In 8-bit mode, the Period register (PER) is used as the top value and the top value can be changed by writing to the PER register. In 16- and 32-bit mode, the top value is fixed to the maximum value of the counter.

Frequency Operation

When NFRQ is used, the waveform output (WO[x]) toggles every time CCx and the counter are equal, and the interrupt flag corresponding to that channel will be set.




Figure 28-4. Normal Frequency Operation



When MFRQ is used, the value in CC0 will be used as the top value and WO[0] will toggle on every overflow/underflow.

Figure 28-5. Match Frequency Operation




PWM Operation

In PWM operation, the CCx registers control the duty cycle of the waveform generator output. Figure 28-6 shows how in count-up the WO[x] output is set at a start or compare match between the COUNT value and the top value and cleared on the compare match between the COUNT value and CCx register value.

In count-down the WO[x] output is cleared at start or compare match between the COUNT value and the top value and set on the compare match between the COUNT value and CCx register value.



Figure 28-6. Normal PWM Operation



In match operation, Compare/Capture register CC0 is used as the top value, in this case a negative pulse will appear on WO[0] on every overflow/underflow.

The following equation is used to calculate the exact period for a single-slope PWM ($R_{PWM\ SS}$) waveform:

$$R_{\text{PWM_SS}} = \frac{\log(TOP + 1)}{\log(2)}$$


$$f_{\text{PWM_SS}} = \frac{f_{\text{CLK_TC}}}{N(TOP + 1)}$$

where N represent the prescaler divider used (1, 2, 4, 8, 16, 64, 256, 1024).

Changing the Top Value

Changing the top value while the counter is running is possible. If a new top value is written when the counter value is close to zero and counting down, the counter can be reloaded with the previous top value, due to synchronization delays. If this happens, the counter will count one extra cycle before the new top value is used.


Figure 28-7. Changing the Top Value when Counting Down





When counting up a change from a top value that is lower relative to the old top value can make the counter miss this change if the counter value is larger than the new top value when the change occurred. This will make the counter count to the max value. An example of this can be seen in Figure 28-8.

Figure 28-8. Changing the Top Value when Counting Up



28.6.2.7 Capture Operations


To enable and use capture operations, the event line into the TC must be enabled using the TC Event Input bit in the Event Control register (EVCTRL.TCEI). The capture channels to be used must also be enabled in the Capture Channel x Enable bit group in the Control C register (CTRLC.CPTENx) before capture can be performed.

Event Capture Action

The compare/capture channels can be used as input capture channels to capture any event from the Event System and give them a timestamp. Because all capture channels use the same event line, only one capture channel should be enabled at a time when performing event capture.

Figure 28-9 shows four capture events for one capture channel.

Figure 28-9. Input Capture Timing



When the Capture Interrupt flag is set and a new capture event is detected, there is nowhere to store the new timestamp. As a result, the Error Interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG.ERR) is set.



Period and Pulse-Width Capture Action

The TC can perform two input captures and restart the counter on one of the edges. This enables the TC to measure the pulse width and period. This can be used to characterize the frequency and duty cycle of an input signal:

$$f = \frac{1}{T}$$

$$dutyCycle = \frac{t_p}{T}$$

When using PPW event action, the period (T) will be captured into CC0 and the pulse width (tp) in CC1. In PWP event action, the pulse width (tp) will be captured in CC0 and the period (T) in CC1.

Selecting PWP (pulse-width, period) or PPW (period, pulse-width) in the Event Action bit group in the Event Control register (EVCTRL.EVACT) enables the TC to performs two capture actions, one on the rising edge and one on the falling edge.

The TC Inverted Event Input in the Event Control register (EVCTRL.TCINV) is used to select whether the wraparound should occur on the rising edge or the falling edge. If EVCTRL.TCINV is written to one, the wraparound will happen on the falling edge. The event source to be captured must be an asynchronous event.

To fully characterize the frequency and duty cycle of the input signal, activate capture on CC0 and CC1 by writing 0x3 to the Capture Channel x Enable bit group in the Control C register (CTRLC.CPTEN). When only one of these measurements is required, the second channel can be used for other purposes.

The TC can detect capture overflow of the input capture channels. When the Capture Interrupt flag is set and a new capture event is detected, there is nowhere to store the new timestamp. As a result, INTFLAG.ERR is set.

28.6.3 Additional Features

28.6.3.1 One-Shot Operation

When one-shot operation is enabled, the counter automatically stops on the next counter overflow or underflow condition. When the counter is stopped, STATUS.STOP is automatically set by hardware and the waveform outputs are set to zero.

One-shot operation can be enabled by writing a one into the One-Shot bit in the Control B Set register (CTRLBSET.ONESHOT) and disabled by writing a one to the One-Shot bit in the Control B Clear register (CTRLBCLR.ONESHOT). When enabled, it will count until an overflow or underflow occurs. The one-shot operation can be restarted with a retrigger command, a retrigger event or a start event.

When the counter restarts its operation, the Stop bit in the Status register (STATUS.STOP) is automatically cleared by hardware.



28.6.4 DMA, Interrupts and Events

Table 28-1. Module Request for TC

Condition	Interrupt request	Event output	Event input	DMA request	DMA request is cleared
Overflow / Underflow	x	х		х	TBD
Channel Compare Match or Capture	X	х		x ¹	For compare channel – Cleared when CCx register is written. For capture channel – cleared when CCx register is read
Capture Overflow Error	x				
Synchronization Ready	x				
Start Counter			x		
Retrigger Counter			x		
Increment / Decrement counter			x		
Simple Capture			x		
Period Capture			х		
Pulse Width Capture			X		

Note: 1. Two DMA requests lines are available, one for each compare/capture channel.



28.6.5 DMA Operation

The TC can generate the following DMA requests:

- Overflow (OVF): the request is set when an update condition (overflow, underflow) is detected. The request is cleared when writing one of the PER or CCx registers.
- Channel Match or Capture (MCx): for a compare channel, the request is set on each compare match detection and cleared when CCx register is written. For a capture channel, the request is set when valid data is present in CCx register, and cleared when CCx register is read.

When using the TC with the DMA OVF request, the new value will be updated to the register on the update condition. This means that the value is updated after the synchronization delay, and if the COUNT value has reached the new value before PER or CCx is updated, a match will not happen, and a new DMA OVF request will be generated on the next update condition.

When using the TC with the DMA MCx request and updating CCx with a value that is lower than the current COUNT when down-counting, or higher than the current COUNT when up-counting, this value could cause a new compare match before the counter overflows. This will trigger the next DMA transfer, update CCx again, and the previous value is disregarded from the output signal WO[x].

28.6.6 Interrupts

The TC has the following interrupt sources:

Overflow/Underflow: OVF

Compare or Capture Channels

Capture Overflow Error: ERR

Synchronization Ready: SYNCRDY

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the TC is reset. See the INTFLAG register for details on how to clear interrupt flags.

The TC has one common interrupt request line for all the interrupt sources. The user must read the INTFLAG register to determine which interrupt condition is present. Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

28.6.7 Events

The TC can generate the following output events:

- Overflow/Underflow (OVF)
- Match or Capture (MC)

Writing a one to an Event Output bit in the Event Control register (EVCTRL.MCEO) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event.

To enable one of the following event actions, write to the Event Action bit group (EVCTRL.EVACT).

- Start the counter
- Retrigger counter
- Increment or decrement counter (depends on counter direction)
- Capture event
- Capture period
- Capture pulse width



Writing a one to the TC Event Input bit in the Event Control register (EVCTRL.TCEI) enables input events to the TC. Writing a zero to this bit disables input events to the TC. Refer to "EVSYS – Event System" on page 390 for details on configuring the Event System.

28.6.8 Sleep Mode Operation

The TC can be configured to operate in any sleep mode. To be able to run in standby, the RUNSTDBY bit in the Control A register (CTRLA.RUNSTDBY) must be written to one. The TC can wake up the device using interrupts from any sleep mode or perform actions through the Event System.

28.6.9 Synchronization

Due to the asynchronicity between CLK_TCx_APB and GCLK_TCx some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete. The synchronization Ready interrupt can be used to signal when sync is complete. This can be accessed via the Synchronization Ready Interrupt Flag in the Interrupt Flag Status and Clear register (INTFLAG.SYNCRDY).

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following bits need synchronization when written:

- Software Reset bit in the Control A register (CTRLA.SWRST)
- Enable bit in the Control A register (CTRLA.ENABLE)

Write-synchronization is denoted by the Write-Synchronized property in the register description.

The following registers need synchronization when written:

- Control B Clear register (CTRLBCLR)
- Control B Set register (CTRLBSET)
- Control C register (CTRLC)
- Count Value register (COUNT)
- Period Value register (PERIOD)
- Compare/Capture Value registers (CCx)

Write-synchronization is denoted by the Write-Synchronized property in the register description.

The following registers need synchronization when read:

- Control B Clear register (CTRLBCLR)
- Control B Set register (CTRLBSET)
- Control C register (CTRLC)
- Count Value register (COUNT)
- Period Value register (PERIOD)
- Compare/Capture Value registers (CCx)

Read-synchronization is denoted by the Read-Synchronized property in the register description.



28.7 Register Summary

Table 28-2. Register Summary – 8-Bit Mode Registers

Offset	Name	Bit Pos.								
0x00		7:0		WAVEO	GEN[1:0]		MOD	E[1:0]	ENABLE	SWRST
0x01	CTRLA	15:8			PRESCS	SYNC[1:0]	RUNSTDBY		PRESCALER[2:0]
0x02		7:0						ADDR[4:0]		
0x03	READREQ	15:8	RREQ	RCONT						
0x04	CTRLBCLR	7:0	CMD	P[1:0]				ONESHOT		DIR
0x05	CTRLBSET	7:0	CMD	[1:0]				ONESHOT		DIR
0x06	CTRLC	7:0			CPTEN1	CPTEN0			INVEN1	INVEN0
0x07	Reserved									
0x08	DBGCTRL	7:0								DBGRUN
0x09	Reserved									
0x0A	EVICTE	7:0			TCEI	TCINV			EVACT[2:0]	
0x0B	EVCTRL	15:8			MCEO1	MCEO0				OVFEO
0x0C	INTENCLR	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0D	INTENSET	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0E	INTFLAG	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0F	STATUS	7:0	SYNCBUSY			SLAVE	STOP			
0x10	COUNT	7:0				COU	NT[7:0]			
0x11	Reserved									
0x12	Reserved									
0x13	Reserved									
0x14	PER	7:0				PE	R[7:0]			
0x15	Reserved									
0x16	Reserved									
0x17	Reserved									
0x18	CC0	7:0				CC	[7:0]			
0x19	CC1	7:0				CC	[7:0]			
0x1A	Reserved									
0x1B	Reserved									
0x1C	Reserved									
0x1D	Reserved									
0x1E	Reserved									
0x1F	Reserved									



Table 28-3. Register Summary – 16-Bit Mode Registers

Offset	Name	Bit Pos.								
0x00		7:0		WAVE	GEN[1:0]		MOD	E[1:0]	ENABLE	SWRST
0x01	CTRLA	15:8			PRESCS	SYNC[1:0]	RUNSTDBY	F	PRESCALER[2:0	ני
0x02	DEADDEO	7:0						ADDR[4:0]		
0x03	READREQ	15:8	RREQ	RCONT						
0x04	CTRLBCLR	7:0	CMD	[1:0]				ONESHOT		DIR
0x05	CTRLBSET	7:0	CMD	[1:0]				ONESHOT		DIR
0x06	CTRLC	7:0			CPTEN1	CPTEN0			INVEN1	INVEN0
0x07	Reserved									
0x08	DBGCTRL	7:0								DBGRUN
0x09	Reserved									
0x0A	EVCTRL	7:0			TCEI	TCINV			EVACT[2:0]	
0x0B	LVOTTE	15:8			MCEO1	MCEO0				OVFEO
0x0C	INTENCLR	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0D	INTENSET	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0E	INTFLAG	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0F	STATUS	7:0	SYNCBUSY			SLAVE	STOP			
0x10	COUNT	7:0				COU	NT[7:0]			
0x11		15:8				COUN	IT[15:8]	ı		
0x12	Reserved									
0x13	Reserved									
0x14	Reserved									
0x15	Reserved									
0x16	Reserved									
0x17	Reserved									
0x18	CC0	7:0		CC[7:0]						
0x19		15:8		CC[15:8]						
0x1A	CC1	7:0		CC[7:0]						
0x1B		15:8				CC[15:8]			
0x1C	Reserved									
0x1D	Reserved									
0x1E	Reserved									
0x1F	Reserved									



Table 28-4. Register Summary – 32-Bit Mode Registers

Offset	Name	Bit Pos.								
0x00		7:0		WAVE	GEN[1:0]		MOD	E[1:0]	ENABLE	SWRST
0x01	CTRLA	15:8			PRESCS	SYNC[1:0]	RUNSTDBY	F	PRESCALER[2:0]
0x02	DEADDEO	7:0						ADDR[4:0]		
0x03	READREQ	15:8	RREQ	RCONT						
0x04	CTRLBCLR	7:0	CMD	[1:0]				ONESHOT		DIR
0x05	CTRLBSET	7:0	CMD	[1:0]				ONESHOT		DIR
0x06	CTRLC	7:0			CPTEN1	CPTEN0			INVEN1	INVEN0
0x07	Reserved									
0x08	DBGCTRL	7:0								DBGRUN
0x09	Reserved									
0x0A	EVETDI	7:0			TCEI	TCINV			EVACT[2:0]	
0x0B	EVCTRL	15:8			MCEO1	MCEO0				OVFEO
0x0C	INTENCLR	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0D	INTENSET	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0E	INTFLAG	7:0			MC1	MC0	SYNCRDY		ERR	OVF
0x0F	STATUS	7:0	SYNCBUSY			SLAVE	STOP			
0x10		7:0				COU	NT[7:0]			
0x11	COUNT	15:8				COUN	NT[15:8]			
0x12	COONT	23:16				COUN	T[23:16]			
0x13		31:24				COUN	T[31:24]			
0x14	Reserved									
0x15	Reserved									
0x16	Reserved									
0x17	Reserved									
0x18		7:0				CC	[7:0]			
0x19	CC0	15:8		CC[15:8]						
0x1A	000	23:16	CC[23:16]							
0x1B		31:24	CC[31:24]							
0x1C		7:0				CC	[7:0]			
0x1D	CC1	15:8				CC	[15:8]			
0x1E	001	23:16				CC[23:16]			
0x1F		31:24				CC[31:24]			



28.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to the "Register Access Protection" on page 590 and the "PAC – Peripheral Access Controller" on page 28 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or Read-Synchronized property in each individual register description. Refer to "Synchronization" on page 600 for details.

Some registers are enable-protected, meaning they can only be written when the TC is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



28.8.1 Control A

 Name:
 CTRLA

 Offset:
 0x00

 Reset:
 0x00000

Property: Write-Protected, Enable-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
			PRESCS	SYNC[1:0]	RUNSTDBY		PRESCALER[2:0]
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		WAVEG	EN[1:0]		MODE	[1:0]	ENABLE	SWRST
Access	R	R/W	R/W	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:12 – PRESCSYNC[1:0]: Prescaler and Counter Synchronization

These bits select whether on start or retrigger event the counter should wrap around on the next GCLK_TCx clock or the next prescaled GCLK_TCx clock. It's also possible to reset the prescaler.

The options are as shown in Table 28-5.

These bits are not synchronized.

Table 28-5. Prescaler and Counter Synchronization

Value	Name	Description
0x0	GCLK	Reload or reset the counter on next generic clock
0x1	PRESC	Reload or reset the counter on next prescaler clock
0x2	RESYNC	Reload or reset the counter on next generic clock. Reset the prescaler counter
0x3	-	Reserved

Bit 11 – RUNSTDBY: Run in Standby

This bit is used to keep the TC running in standby mode:

0: The TC is halted in standby.

1: The TC continues to run in standby.

This bit is not synchronized.

Bits 10:8 – PRESCALER[2:0]: Prescaler

These bits select the counter prescaler factor, as shown in Table 28-6.

These bits are not synchronized.



Table 28-6. Prescaler

Value	Name	Description
0x0	DIV1	Prescaler: GCLK_TC
0x1	DIV2	Prescaler: GCLK_TC/2
0x2	DIV4	Prescaler: GCLK_TC/4
0x3	DIV8	Prescaler: GCLK_TC/8
0x4	DIV16	Prescaler: GCLK_TC/16
0x5	DIV64	Prescaler: GCLK_TC/64
0x6	DIV256	Prescaler: GCLK_TC/256
0x7	DIV1024	Prescaler: GCLK_TC/1024

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 6:5 – WAVEGEN[1:0]: Waveform Generation Operation

These bits select the waveform generation operation. They affect the top value, as shown in "Waveform Output Operations" on page 593. It also controls whether frequency or PWM waveform generation should be used. How these modes differ can also be seen from "Waveform Output Operations" on page 593.

These bits are not synchronized.

Table 28-7. Waveform Generation Operation

Value	Name	Operation	Top Value	Waveform Output on Match	Waveform Output on Wraparound
0x0	NFRQ	Normal frequency	PER ⁽¹⁾ /Max	Toggle	No action
0x1	MFRQ	Match frequency	CC0	Toggle	No action
0x2	NPWM	Normal PWM	PER ⁽¹⁾ /Max	Clear when counting up Set when counting down	Set when counting up Clear when counting down
0x3	MPWM	Match PWM	CC0	Clear when counting up Set when counting down	Set when counting up Clear when counting down

Note: 1. This depends on the TC mode. In 8-bit mode, the top value is the Period Value register (PER). In 16- and 32-bit mode it is the maximum value.

Bit 4 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 3:2 – MODE[1:0]: TC Mode

These bits select the TC mode, as shown in Table 28-8.

These bits are not synchronized.



Table 28-8. TC Mode

Value	Name	Description
0x0	COUNT16	Counter in 16-bit mode
0x1	COUNT8	Counter in 8-bit mode
0x2	COUNT32	Counter in 32-bit mode
0x3	-	Reserved

Bit 1 – ENABLE: Enable

- 0: The peripheral is disabled.
- 1: The peripheral is enabled.

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRLA.ENABLE will read back immediately, and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY will be cleared when the operation is complete.

Bit 0 – SWRST: Software Reset

- 0: There is no reset operation ongoing.
- 1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the TC, except DBGCTRL, to their initial state, and the TC will be disabled.

Writing a one to CTRLA.SWRST will always take precedence; all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.



28.8.2 Read Request

For a detailed description of this register and its use, refer to the "Synchronization" on page 600.

Name: READREQ

Offset: 0x02 **Reset**: 0x0000

Property:

Bit	15	14	13	12	11	10	9	8
	RREQ	RCONT						
Access	W	R/W	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
						ADDR[4:0]		
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 15 – RREQ: Read Request

Writing a zero to this bit has no effect.

This bit will always read as zero.

Writing a one to this bit requests synchronization of the register pointed to by the Address bit group (READ-REQ.ADDR) and sets the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY).

Bit 14 – RCONT: Read Continuously

0: Continuous synchronization is disabled.

1: Continuous synchronization is enabled.

When continuous synchronization is enabled, the register pointed to by the Address bit group (READREQ.ADDR) will be synchronized automatically every time the register is updated.

Bits 13:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 4:0 – ADDR[4:0]: Address

These bits select the offset of the register that needs read synchronization. In the TC, only COUNT and CCx are available for read synchronization.



28.8.3 Control B Clear

This register allows the user to change this register without doing a read-modify-write operation. Changes in this register will also be reflected in the Control B Set (CTRLBSET) register.

Name: CTRLBCLR

Offset: 0x04 **Reset:** 0x00

Property: Write-Protected, Write-Synchronized, Read-Synchronized

Bit	7	6	5	4	3	2	1	0	
	CMD	[1:0]				ONESHOT		DIR	
Access	R/W	R/W	R	R	R	R/W	R	R/W	-
Reset	0	0	0	0	0	0	0	0	

Bits 7:6 – CMD[1:0]: Command

These bits are used for software control of retriggering and stopping the TC. When a command has been executed, the CMD bit group will read back as zero. The commands are executed on the next prescaled GCLK_TC clock cycle.

Writing a zero to one of these bits has no effect.

Writing a one to one of these bits will clear the pending command.

Table 28-9. Command

Value	Name	Description
0x0	NONE	No action
0x1	RETRIGGER	Force a start, restart or retrigger
0x2	STOP	Force a stop
0x3	-	Reserved

Bits 5:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – ONESHOT: One-Shot

This bit controls one-shot operation of the TC. When in one-shot mode, the TC will stop counting on the next over-flow/underflow condition or a stop command.

0: The TC will wrap around and continue counting on an overflow/underflow condition.

1: The TC will wrap around and stop on the next underflow/overflow condition.

Writing a zero to this bit has no effect.

Writing a one to this bit will disable one-shot operation.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 0 – DIR: Counter Direction

This bit is used to change the direction of the counter.

0: The timer/counter is counting up (incrementing).



The timer/counter is counting down (decrementing).
 Writing a zero to this bit has no effect.
 Writing a one to this bit will make the counter count up.



28.8.4 Control B Set

This register allows the user to change this register without doing a read-modify-write operation. Changes in this register will also be reflected in the Control B Set (CTRLBCLR) register.

Name: CTRLBSET

Offset: 0x05 **Reset:** 0x00

Property: Write-Protected, Write-Synchronized, Read-Synchronized

Bit	7	6	5	4	3	2	1	0
	CMD	[1:0]				ONESHOT		DIR
Access	R/W	R/W	R	R	R	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – CMD[1:0]: Command

These bits is used for software control of retriggering and stopping the TC. When a command has been executed, the CMD bit group will be read back as zero. The commands are executed on the next prescaled GCLK_TC clock cycle.

Writing a zero to one of these bits has no effect.

Writing a one to one of these bits will set a command.

Table 28-10. Command

Value	Name	Description
0x0	NONE	No action
0x1	RETRIGGER	Force a start, restart or retrigger
0x2	STOP	Force a stop
0x3	-	Reserved

Bits 5:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – ONESHOT: One-Shot

This bit controls one-shot operation of the TC. When active, the TC will stop counting on the next overflow/under-flow condition or a stop command.

0: The TC will wrap around and continue counting on an overflow/underflow condition.

1: The timer/counter will wrap around and stop on the next underflow/overflow condition.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable one-shot operation.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 0 – DIR: Counter Direction

This bit is used to change the direction of the counter.

0: The timer/counter is counting up (incrementing).



The timer/counter is counting down (decrementing).
 Writing a zero to this bit has no effect
 Writing a one to this bit will make the counter count down.



28.8.5 Control C

Name: CTRLC
Offset: 0x06
Reset: 0x00

Property: Write-Protected, Write-Synchronized, Read-Synchronized

Bit	7	6	5	4	3	2	1	0
			CPTEN1	CPTEN0			INVEN1	INVEN0
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 5:4 – CPTENx: Capture Channel x Enable

These bits are used to select whether channel x is a capture or a compare channel.

Writing a one to CPTENx enables capture on channel x.

Writing a zero to CPTENx disables capture on channel x.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – INVENx: Waveform Output x Invert Enable

These bits are used to select inversion on the output of channel x.

Writing a one to INVENx inverts the output from WO[x].

Writing a zero to INVENx disables inversion of the output from WO[x].



28.8.6 Debug Control

Name: DBGCTRL

Offset: 0x08 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
								DBGRUN
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – DBGRUN: Debug Run Mode

This bit is not affected by a software reset, and should not be changed by software while the TC is enabled.

0: The TC is halted when the device is halted in debug mode.

1: The TC continues normal operation when the device is halted in debug mode.



28.8.7 Event Control

 Name:
 EVCTRL

 Offset:
 0x0A

 Reset:
 0x0000

Property: Write-Protected, Enable-Protected

Bit	15	14	13	12	11	10	9	8
			MCEO1	MCEO0				OVFEO
Access	R	R	R/W	R/W	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			TCEI	TCINV			EVACT[2:0]	
Access	R	R	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:12 – MCEOx: Match or Capture Channel x Event Output Enable

These bits control whether event match or capture on channel x is enabled or not and generated for every match or capture.

- 0: Match/Capture event on channel x is disabled and will not be generated.
- 1: Match/Capture event on channel x is enabled and will be generated for every compare/capture.

These bits are not enable-protected.

Bits 11:9 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 8 – OVFEO: Overflow/Underflow Event Output Enable

This bit is used to enable the Overflow/Underflow event. When enabled an event will be generated when the counter overflows/underflows.

- 0: Overflow/Underflow event is disabled and will not be generated.
- 1: Overflow/Underflow event is enabled and will be generated for every counter overflow/underflow.

This bit is not enable-protected.

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 5 – TCEI: TC Event Input

This bit is used to enable input events to the TC.

- 0: Incoming events are disabled.
- 1: Incoming events are enabled.

This bit is not enable-protected.



Bit 4 – TCINV: TC Inverted Event Input

This bit inverts the input event source when used in PWP or PPW measurement.

0: Input event source is not inverted.

1: Input event source is inverted.

This bit is not enable-protected.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 2:0 - EVACT[2:0]: Event Action

These bits define the event action the TC will perform on an event, as shown in Table 28-11.

Table 28-11. Event Action

Value	Name	Description
0x0	OFF	Event action disabled
0x1	RETRIGGER	Start, restart or retrigger TC on event
0x2	COUNT	Count on event
0x3	START	Start TC on event
0x4	-	Reserved
0x5	PPW	Period captured in CC0, pulse width in CC1
0x6	PWP	Period captured in CC1, pulse width in CC0
0x7	-	Reserved



28.8.8 Interrupt Enable Clear

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x0C **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
			MC1	MC0	SYNCRDY		ERR	OVF	
Access	R	R/W	R/W	R/W	R/W	R	R/W	R/W	_
Reset	0	0	0	0	0	0	0	0	

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – MCx: Match or Capture Channel x Interrupt Enable

0: The Match or Capture Channel x interrupt is disabled.

1: The Match or Capture Channel x interrupt is enabled.

Writing a zero to MCx has no effect.

Writing a one to MCx will clear the corresponding Match or Capture Channel x Interrupt Disable/Enable bit, which disables the Match or Capture Channel x interrupt.

Bit 3 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready Interrupt Disable/Enable bit, which disables the Synchronization Ready interrupt.

Bit 2 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 1 – ERR: Error Interrupt Enable

0: The Error interrupt is disabled.

1: The Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Error Interrupt Disable/Enable bit, which disables the Error interrupt.

Bit 0 – OVF: Overflow Interrupt Enable

0: The Overflow interrupt is disabled.

1: The Overflow interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overflow Interrupt Disable/Enable bit, which disables the Overflow interrupt.



28.8.9 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x0D **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
			MC1	MC0	SYNCRDY		ERR	OVF	
Access	R	R	R/W	R/W	R/W	R	R/W	R/W	-
Reset	0	0	0	0	0	0	0	0	

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – MCx: Match or Capture Channel x Interrupt Enable

0: The Match or Capture Channel x interrupt is disabled.

1: The Match or Capture Channel x interrupt is enabled.

Writing a zero to MCx has no effect.

Writing a one to MCx will set the corresponding Match or Capture Channel x Interrupt Enable bit, which enables the Match or Capture Channel x interrupt.

Bit 3 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Synchronization Ready Interrupt Disable/Enable bit, which enables the Synchronization Ready interrupt.

Bit 2 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 1 – ERR: Error Interrupt Enable

0: The Error interrupt is disabled.

1: The Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Error Interrupt bit, which enables the Error interrupt.

Bit 0 – OVF: Overflow Interrupt Enable

0: The Overflow interrupt is disabled.

1: The Overflow interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overflow Interrupt Enable bit, which enables the Overflow interrupt.



28.8.10 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x0E **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0	
			MC1	MC0	SYNCRDY		ERR	OVF	
Access	R	R	R/W	R/W	R/W	R	R/W	R/W	_
Reset	0	0	0	0	0	0	0	0	

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – MCx: Match or Capture Channel x

This flag is set on the next CLK_TC_CNT cycle after a match with the compare condition or once CCx register contain a valid capture value, and will generate an interrupt request if the corresponding Match or Capture Channel x Interrupt Enable bit in the Interrupt Enable Set register (INTENSET.MCx) is one.

Writing a zero to one of these bits has no effect.

Writing a one to one of these bits will clear the corresponding Match or Capture Channel x interrupt flag In capture mode, this flag is automatically cleared when CCx register is read.

Bit 3 – SYNCRDY: Synchronization Ready

This flag is set on a 1-to-0 transition of the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY), except when the transition is caused by an enable or software reset, and will generate an interrupt request if the Synchronization Ready Interrupt Enable bit in the Interrupt Enable Set register (INTENSET.SYNCRDY) is one. Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready interrupt flag

Bit 2 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bit 1 – ERR: Error

This flag is set if a new capture occurs on a channel when the corresponding Match or Capture Channel x interrupt flag is one, in which case there is nowhere to store the new capture.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Error interrupt flag.

Bit 0 – OVF: Overflow

This flag is set on the next CLK_TC_CNT cycle after an overflow condition occurs, and will generate an interrupt if INTENCLR/SET.OVF is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Overflow interrupt flag.



28.8.11 Status

Name: STATUS
Offset: 0x0F

Reset: 0x08

Property: -

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY			SLAVE	STOP			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	1	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy

This bit is cleared when the synchronization of registers between the clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – SLAVE: Slave

This bit is set when the even-numbered master TC is set to run in 32-bit mode. The odd-numbered TC will be the slave.

Bit 3 – STOP: Stop

This bit is set when the TC is disabled, on a Stop command or on an overflow or underflow condition when the One-Shot bit in the Control B Set register (CTRLBSET.ONESHOT) is one.

- 0: Counter is running.
- 1: Counter is stopped.

Bits 2:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



28.8.12 Counter Value

28.8.12.1 8-Bit Mode

Name: COUNT
Offset: 0x10
Reset: 0x00

Property: Write-Synchronized, Read-Synchronized

Bit	7	6	5	4	3	2	1	0
				COUN	IT[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – COUNT[7:0]: Counter Value

These bits contain the current counter value.



28.8.12.2 16-Bit Mode

 Name:
 COUNT

 Offset:
 0x10

 Reset:
 0x0000

Property: Write-Synchronized, Read-Synchronized

Bit	15	14	13	12	11	10	9	8
				COUN	T[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				COUN	IT[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 15:0 – COUNT[15:0]: Counter Value
These bits contain the current counter value.



28.8.12.3 32-Bit Mode

Name: COUNT
Offset: 0x10

Reset: 0x00000000

Property: Write-Synchronized, Read-Synchronized

Bit	31	30	29	28	27	26	25	24		
				COUNT	[31:24]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
		COUNT[15:8]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
				COUNT	[23:16]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
				COUN	IT[7:0]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

[•] Bits 31:0 – COUNT[31:0]: Counter Value
These bits contain the current counter value.



28.8.13 Period Value

The Period Value register is available only in 8-bit TC mode. It is not available in 16-bit and 32-bit TC modes.

28.8.13.1 8-Bit Mode

Name: PER
Offset: 0x14
Reset: 0xFF

Property: Write-Synchronized, Read-Synchronized

Bit	7	6	5	4	3	2	1	0
				PER	[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bits 7:0 – PER[7:0]: Period Value

These bits contain the counter period value in 8-bitTC mode.



28.8.14 Compare/Capture

28.8.14.1 8-Bit Mode

Name: CCx

Offset: 0x18+i*0x1 [i=0..3]

Reset: 0x00

Property: Write-Synchronized, Read-Synchronized

Bit	7	6	5	4	3	2	1	0
	CC[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – CC[7:0]: Compare/Capture Value

These bits contain the compare/capture value in 8-bit TC mode. In frequency or PWM waveform match operation (CTRLA.WAVEGEN), the CC0 register is used as a period register.



28.8.14.2 16-Bit Mode

Name: CCx

Offset: 0x18+i*0x2 [i=0..3]

Reset: 0x0000

Property: Write-Synchronized, Read-Synchronized

Bit	15	14	13	12	11	10	9	8
	CC[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CC[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 - CC[15:0]: Compare/Capture Value

These bits contain the compare/capture value in 16-bit TC mode. In frequency or PWM waveform match operation (CTRLA.WAVEGEN), the CC0 register is used as a period register.



28.8.14.3 32-Bit Mode

Name: CCx

Offset: 0x18+i*0x4 [i=0..3]

Reset: 0x00000000

Property: Write-Synchronized, Read-Synchronized

Bit	31	30	29	28	27	26	25	24	
		CC[31:24]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
				CC[2	3:16]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
		CC[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
				cc[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bits 31:0 – CC[31:0]: Compare/Capture Value

These bits contain the compare/capture value in 32-bit TC mode. In frequency or PWM waveform match operation (CTRLA.WAVEGEN), the CC0 register is used as a period register.



29. TCC - Timer/Counter for Control Applications

29.1 Overview

The Timer/Counter for Control Applications (TCC) consists of a counter, a prescaler, compare/capture channels and control logic. The counter can be set to count events or clock pulses. The counter together with the compare/capture channels can be configured to time stamp input events, allowing capture of frequency and pulse-width. It can also perform waveform generation such as frequency generation and pulse-width modulation.

Waveform extensions are intended for motor control, ballast, LED, H-bridge, power converters, and other types of power control applications. It enables low- and high-side output with optional dead-time insertion. It can also generate a synchronized bit pattern across the waveform output pins. The fault options enable fault protection for safe and deterministic handling, disabling and/or shut down of external drivers.

The table below shows the configuration of each of the TCCs.

TCC#	Channels (CC_NUM)	Waveform Output (WO_NUM)	Counter size	Fault	Dithering	Output matrix	Dead Time Insertion (DTI)	SWAP	Pattern generation
0	4	8	24-bit	X	X	X	X	X	X
1	2	4	24-bit	X	X				X
2	2	2	16-bit	Х					

29.2 Features


- Up to four compare/capture channels (CC) with:
 - Double buffered period setting
 - Double buffered compare or capture channel
 - Circular buffer on Period and Compare and Capture channel registers
- Waveform generation:
 - Frequency generation
 - Single-slope pulse-width modulation (PWM)
 - Dual-slope pulse-width modulation with half-cycle reload capability
- Input capture:
 - Event capture
 - Frequency capture
 - Pulse-width capture
- Waveform extensions:
 - Configurable distribution of compare channels outputs across port pins
 - Low- and high-side output with programmable dead-time insertion (DTI)
 - Waveform swap option with double buffer support
 - Pattern generation with double buffer support
 - Dithering support
- Fault protection for safe driver disabling:
 - Two recoverable fault sources
 - Two non-recoverable fault sources
 - Debugger can be source of non-recoverable fault
- Input event:
 - Two input events for counter
 - One input event for each channel



- Timer interrupt/event generation on overflow/re-trigger condition
- One compare match or input capture interrupt/event per CC channel
- Interrupt/event generation on fault detection
- Can be used with DMA and can trigger DMA transactions.

29.3 Block Diagram

Figure 29-1. Timer/Counter Block Diagram



29.4 Signal Description

Pin Name	Туре	Description
TCCx/WO[0]	Digital output	Compare channel 0 waveform output
TCCx/WO[1]	Digital output	Compare channel 1 waveform output
TCCx/WO[WO_NUM-1]	Digital output	Compare channel n waveform output

Refer to Table 5-1 in the "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

29.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.



29.5.1 I/O Lines

Using the TCC's I/O lines requires the I/O pins to be configured. Refer to "PORT" on page 363 for details.

29.5.2 Power Management

The TCC will continue to operate in any sleep mode where the selected source clock is running. The TCC's interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes. Refer to the Power Manager chapter for details on the different sleep modes.

29.5.3 Clocks

The TCC bus clock (CLK_TCCx_APB, where x represents the specific TCC instance number) can be enabled and disabled in the power manager, and the default state of CLK_TCCx_APB can be found in the Peripheral Clock Masking section in "PM – Power Manager" on page 102.

A generic clock (GCLK_TCCx) is required to clock the TCC. This clock must be configured and enabled in the generic clock controller before using the TCC. Refer to the Generic Clock Controller chapter for details.

This generic clock is asynchronous to the bus clock (CLK_TCCx_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 657 for further details.

29.5.4 DMA

The DMA request lines are connected to the DMA Controller (DMAC). Using the TCC DMA requests, requires the DMA Controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details.

29.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the TCC interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

29.5.6 Events

The events are connected to the Event System. Refer to "EVSYS – Event System" on page 390 for details on how to configure the Event System.

29.5.7 Debug Operation

When the CPU is halted in debug mode the TCC will halt normal operation. The TCC can be forced to continue operation during debugging. Refer to DBGCTRL for details.

29.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following registers:

- Interrupt Flag register (INTFLAG)
- Status register (STATUS)
- Period and Period Buffer registers (PER, PERB)
- Compare/Capture and Compare/Capture Buffer registers (CCx, CCBx)
- Control Waveform and Control Waveform Buffer registers (WAVE, WAVEB)
- Pattern Generation Value and Pattern Generation Value Buffer registers (PATT, PATTB)

Write-protection is denoted by the Write-Protected property in the register description.

Write-protection does not apply to accesses through an external debugger. Refer to the "PAC – Peripheral Access Controller" on page 28 for details.



29.5.9 Analog Connections

Not applicable.

29.6 Functional Description

29.6.1 Principle of Operation

Each TCC instance has up to four compare/capture channels (CCx).

The counter register (COUNT), period registers with buffer (PER and PERB), and compare and capture registers with buffers (CCx and CCxB) are 16-, 24-bit registers, depending on each TCC instance. During normal operation, the counter value is continuously compared to the Period (PER) register value and to ZERO to determine whether the counter has reached TOP or BOTTOM.

The counter value is also compared to the CCx registers. These comparisons can be used to generate interrupt requests, request DMA transactions or generate events for the event system. The waveform generator modes use these comparisons to set the waveform period or pulse width.

A prescaled generic clock (GCLK_TCCx) and events from the event system can be used to control the counter. The event system is also used as a source to the input capture.

The recoverable fault module extension enables event controlled waveforms by acting directly on the generated waveforms from TCC compare channels output. These events can restart, halt the timer/counter period or shorten the output pulse active time, or disable waveform output as long as the fault condition is present. This can typically be used for current sensing regulation or zero crossing and demagnetization retriggering.

The TCCx MC0 and TCCx MC1 event sources are shared with the recoverable fault module. Only asynchronous events are used internally when fault unit extension is enabled. For further details on how to configure asynchronous events routing, refer to section "EVSYS – Event System" on page 390.

By using digital filtering and/or input blanking and/or qualification options (as detailed in "Recoverable Faults" on page 646), recoverable fault sources can be filtered and/or windowed to avoid false triggering, for example from I/O pin glitches.

In addition as shown in Figure 29-1 on page 629, six optional independent and successive units primarily intended for use with different types of motor control, ballast, LED, H-bridge, power converter, and other types of power switching applications, can be implemented in one or multiple TCC instances.

The output matrix can distribute and route out the TCC waveform outputs across the port pins in different configurations, each optimized for different application types.

The dead time insertion unit splits the four lower output matrix outputs into four pair of non-overlapping signals, the non-inverted low side (LS) and inverted high side (HS) of the waveform output with optional dead-time insertion between LS and HS switching.

The swap (SWAP) unit can be used to swap the LS and HS pin outputs, and can be used for fast decay motor control.

The pattern generation unit can be used to generate synchronized waveforms with constant logic level on TCC update conditions. This is for example useful for easy stepper motor and full bridge control.

The non-recoverable fault module enables event controlled fault protection by acting directly on the generated waveforms from the timer/counter compare channels output. When a non-recoverable fault condition is detected, the waveform outputs are forced to a safe and pre-configured value that is safe for the application. This is typically used for instant and predictable shut down and disabling high current or voltage drives.

The count event sources (TCCx EV0 and TCCx EV1 respectively) are shared with the non-recoverable fault extension. The events can be optionally filtered. If the filter options are not used, the non-recoverable faults provide an immediate asynchronous action on waveform output, even for cases where the clock is not present. For further details on how to configure asynchronous events routing, refer to section "EVSYS – Event System" on page 390.



29.6.2 Basic Operation

29.6.2.1 Initialization

The following registers are enable-protected, meaning that it can only be written when the TCC is disabled (CTRLA.ENABLE is zero):

- Control A (CTRLA) register, except Run Standby (RUNSTDBY), Enable (ENABLE) and Software Reset (SWRST) bits.
- Recoverable Fault n Control register (FCTRLA and FCTRLB).
- Waveform Extension Control register (WEXCTRL).
- Drive Control register (DRVCTRL).
- Event Control register.

Enable-protected bits in the CTRLA register can be written at the same time as CTRLA.ENABLE is written to one, but not at the same time as CTRLA.ENABLE is written to zero.

Enable-protection is denoted by the Enable-Protected property in the register description.

Before the TCC is enabled, it must be configured as outlined by the following steps:

- Select PRESCALER setting in the Control A register (CTRLA.PRESCALER)
- Select Prescaler Synchronization setting in Control A register (CTRLA.PRESCSYNC)
- A channel is enabled in capture mode by writing a one to Capture Enable bit in Control A register (CTRLA.CAPTEN)
- If down-counting operation must be enabled, write a one to the Counter Direction bit in the Control B Set register (CTRLBSET.DIR)
- Select the Waveform Generation operation in WAVE register (WAVE.WAVEGEN)
- Select the Waveform Output Polarity in the WAVE register (WAVE.POL)
- The waveform output can be inverted for the individual channels using the Waveform Output Invert Enable bit group in the Driver register (DRVCTRL.INVEN)

29.6.2.2 Enabling, Disabling and Resetting

The TCC is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The TCC is disabled by writing a zero to CTRLA.ENABLE.

The TCC is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the TCC, except DBGCTRL, will be reset to their initial state, and the TCC will be disabled. Refer to the CTRLA register for details.

The TCC should be disabled before the TCC is reset to avoid undefined behavior.


29.6.2.3 Prescaler Selection

The GCLK_TCCx is fed into the internal prescaler. Prescaler output intervals from 1 to 1/1024 are available. For a complete list of available prescaler outputs, see the register description for the Prescaler bit group in the Control A register (CTRLA.PRESCALER).

The prescaler consists of a counter that counts to the selected prescaler value, whereupon the output of the prescaler toggles. When the prescaler is set to a value greater than one, it is necessary to choose whether the prescaler should reset its value to zero or continue counting from its current value on the occurrence of an overflow or underflow. It is also necessary to choose whether the TCC counter should wrap around on the next GCLK_TCC clock pulse or the next prescaled clock pulse (CLK_TCC_CNT in Figure 29-2). To do this, use the Prescaler and Counter synchronization bit group in the Control A register (CTRLA.PRESYNC). If the counter is set to count events from the event system, these will not pass through the prescaler



Figure 29-2. Prescaler



29.6.2.4 Counter Operation


Depending on the mode of operation, the counter is cleared, reloaded, incremented, or decremented at each TCC clock cycle (CLK TCC CNT). A counter clear or reload mark the end of current counter cycle and the start of a new one.

The counter will count in the direction set by the direction (DIR) bit for each clock until it reaches TOP or ZERO. When up-counting and TOP is reached, the counter will be set to zero on the next clock cycle. When down-counting, the counter is reloaded with the Period (PER) register value when ZERO is reached.

This comparison will set the Overflow Interrupt Flag in the Interrupt Flag Status and Clear register (INTFLAG.OVF) and can be used to trigger an interrupt, a DMA request, or an event. This comparison will stop the counting operation as well if the One-Shot bit in the Control B Set register (CTRLBSET.ONESHOT) is set.

Up-counting is enabled by writing a one to the Direction bit in the Control B Clear register (CTRLBCLR.DIR). Down-counting is enabled by writing a one to the Direction bit in the Control B Set register (CTRLBSET.DIR).

Figure 29-3. Counter Operation



As shown in Figure 29-3, it is possible to change the counter value when the counter is running. The write access has higher priority than count, clear, or reload. The direction of the counter can also be changed during normal operation. Due to asynchronous clock domains, the internal counter settings are written when the synchronization is complete.

Normal operation must be used when using the counter as timer base for the capture channels.

Stop Command and Event Action

A stop command can be enabled by software in the Control B Set register (CTRLBSET.CMD) or when the stop event action is configured in Event Control register (EVCTRL.EVACT1).

When a stop is detected while the counter is running, the counter will maintain its current value. All waveforms are set to a state defined in the Driver Control register (DRVCTRL.NRE and DRVCTRL.NRV). The counter stops counting and the Stop bit in the Status register is set (STATUS.STOP).



Retrigger Command and Event Action

A re-trigger command can be enabled by software in the Control B Set register (CTRLBSET.CMD) or when re-trigger event action is configured in Event Control register (EVCTRL.EVACT0 or EVCTRL.EVACT1 respectively).

When the command is detected during counting operation, the counter will be reloaded or cleared, depending on the counting direction (DIR). The Retrigger bit will be set in the Interrupt Flag Status and Clear register (INTFLAG.TRG). It is also possible to generate an event by writing a one to the Retrigger Event Output Enable bit in the Event Control register (EVCTRL.TRGEO).

If the retrigger command is detected when the counter is stopped, the counter will resume counting operation from the value in COUNT.

Note: When re-trigger event action is enabled, enabling the counter will not start the counter. The counter will start on the next incoming event and restart on any following event.

Start Event Action

The start action can be selected in the Event Control register (EVCTRL.EVACT0) and can be used to start the counting operation when stopped. As consequence, the event has no effect if the counter is already counting. When the module is enabled, the counter operation starts when the event is received or when a retrigger software command is applied.

Count Event Action

The count action can be selected in the Event Control register (EVCTRL.EVACT0) and can be used to count external events. When an event is received, the counter is incremented or decremented, depending on direction settings (DIR).

Direction Event Action

The direction event action can be selected in the Event Control register (EVCTRL.EVACT1), and the event source must be an asynchronous event. The direction event action can be used to change the direction of the counter operation, depending on external events (from pins for example). When received, the event overrides the Direction settings (CTRLBSET.DIR).

Increment Event Action

The increment event action can be selected in the Event Control register (EVCTRL.EVACT0) and can be used to change the counter state when an event is received. When the event is received, the counter increments whatever direction settings (DIR).

Decrement Event Action

The increment event action can be selected in the Event Control register (EVCTRL.EVACT1) and can be used to change the counter state when an event is received. When the event is received, the counter decrements whatever direction settings (DIR).

Non-recoverable Fault Event Action

Non-recoverable fault actions can be selected in the Event Control register (EVCTRL.EVACT0 or EVCTRL.EVACT1).

When received, the counter will be stopped and compare channel outputs are overridden according to DRVCTRL register settings (Non-Recoverable State x Output Enable bits and Non-Recoverable State x Output Value bits).

TCCx EV0 and TCCx EV1 must be configured as asynchronous events.

29.6.2.5 Compare Operations

When using the TCC with the Compare/Capture Value registers (CCx) configured for compare operations, the counter value is continuously compared to the values in the CCx registers. This can be used for timer or for waveform operation.

The compare buffer (CCBx) register provides double buffer capability. The double buffering synchronizes the update of the CCx register with the buffer value at the UPDATE condition, For further details, refer to "Double Buffering" on page 638. The synchronization prevents the occurrence of odd-length, non-symmetrical pulses and ensures glitch-free output.



Waveform Output Operations

The compare channels can be used for waveform generation on output port pins. To make the waveform visible on the connected pin, the following requirements must be fulfilled:

- 1. Choose a waveform generation mode in the Waveform Control register (WAVE.WAVEGEN)
- 2. Optionally invert the waveform output WO[x] by writing the corresponding Waveform Output Invert Enable bit in the Driver Control register (DRVCTRL.INVENx)
- 3. Enable the corresponding PORTMUX

The counter value is continuously compared with each CCx value. When a compare match occurs, the Match or Capture Channel x bit in the Interrupt Flag Status and Clear register (INTFLAG.MCx) is set on the next zero-to-one transition of CLK_TCC_COUNT. An interrupt and/or event can be generated on the same condition if INTENSET.MCx and/or Match or Capture Event Output EVCTRL.MCEOx is one. The same condition generates a DMA request.

Six waveform configurations are available through the Waveform Generation (WG) bit group in the Waveform Control register (WAVE.WAVEGEN):

- Normal Frequency (NFRQ)
- Match Frequency (MFRQ)
- Single-slope PWM (NPWM)
- Dual-slope, interrupt/event at TOP (DSTOP)
- Dual-slope, interrupt/event at BOTTOM (DSBOTTOM)
- Dual-slope, interrupt/event at TOP and BOTTOM (DSBOTH)
- Dual-slope, critical interrupt/event (DSCRITICAL)


When using MFRQ, the top value is defined by the CC0 register value, for all other waveforms operation the top value is defined by Period (PER) register value.

For double slope waveform operations update time occurs when counter reaches the zero value. For all other waveforms generation modes, the update time occurs on counter wraparound, on overflow, underflow or retrigger.

Normal Frequency Generation

For normal frequency generation, the period time is controlled by the period register (PER). The waveform generation output (WO[x]) is toggled on each compare match between COUNT and CCx, and the corresponding Match or Capture Channel x will be set.

Figure 29-4. Normal Frequency Operation




Match Frequency Generation

For match frequency generation, the period time is controlled by CC0 instead of PER. WO[0] toggles on each update condition.



Figure 29-5. Match Frequency Operation




Single-Slope PWM Generation

For single-slope PWM generation, the period time is controlled by PER, while CCx control the duty cycle of the WG output. When up-counting, WO[x] is set at start or compare match between the COUNT and PER values, and cleared on compare match between COUNT and CCx register values.

When down-counting, WO[x] is cleared at start or compare match between the COUNT and TOP values, and set on compare match between COUNT and CCx register values.

Figure 29-6. Single-Slope PWM Operation



The following equation calculates the exact resolution for a single-slope PWM (R_{PWM SS}) waveform:

$$R_{\text{PWM_SS}} = \frac{\log(\text{PER+1})}{\log(2)}$$

The PWM frequency depends on the Period register value (PER) and the peripheral clock frequency (f_{GCLK_TCC}), and can be

calculated by the following equation:

$$f_{\text{PWM_SS}} = \frac{f_{\text{GCLK_TCC}}}{N(\text{PER+1})}$$

Where N represent the prescaler divider used (1, 2, 4, 8, 16, 64, 256, 1024).


Dual-Slope PWM Generation

For dual-slope PWM generation, the period time is controlled by PER, while CCx control the duty cycle of the WG output. Figure 29-7 shows how for dual-slope PWM the counter counts repeatedly from BOTTOM (ZERO) to PER and then from



PER to BOTTOM (ZERO). The waveform generator output is cleared on zero set on compare match when up-counting, and cleared on compare match when down-counting.

Figure 29-7. Dual-Slope Pulse Width Modulation



Using dual-slope PWM results in a lower maximum operation frequency compared to single-slope PWM operation.

The Period register (PER) defines the PWM resolution. The minimum resolution is 2 bits (PER=0x00000003).

The following equation calculates the exact resolution for dual-slope PWM (R_{PWM DS}):

$$R_{\text{PWM_DS}} = \frac{\log(\text{PER+1})}{\log(2)}$$

The PWM frequency depends on the period setting (PER) and the peripheral clock frequency (f_{GCLK_TCC}), and can be calculated by the following equation:

$$f_{\text{PWM_DS}} = \frac{f_{\text{GCLK_TCC}}}{2N \cdot PER}$$

N represents the prescaler divider used. The waveform generated will have a maximum frequency of half of the TCC clock frequency (f_{GCLK_TCC}) when PER is set to one (0x00000001) and no prescaling is used.

The pulse width (P_{PWM_DS}) depends on the compare channel settings (CCx) and the peripheral clock frequency ($f_{GCLK\ TCC}$), and can be calculated by the following equation:

$$P_{\text{PWM_DS}} = \frac{2N \cdot (PER - CCx)}{f_{\text{GCLK TCC}}}$$

Where N represents the prescaler divider used. In PWM operation, the pulse can be inhibited.

Note: In dual-slope PWM operation, the CCx MSB bit defines the ramp (rising if CCx[MSB] is 0, or falling if CCx[MSB] is 1) on which the CCx Match interrupt or event is generated.

Dual-Slope Critical PWM Generation

Critical mode operation allows generation of non-aligned centered pulses. In this mode, the period time is controlled by PER, while CCx control the WG output edge during up-counting and CC(x+CC_NUM/2) control the WG output edge during down-counting.



Period (T)

CCx CC(x+N/2) CCx CC(x+N/2)

PER

ZERO

WO[x]

"reload" update "match"

Figure 29-8. Dual-Slope Critical Pulse Width Modulation (N=CC_NUM)

Output Polarity

The output polarity (Channel x Polarity bit group in the Waveform Control register (WAVE.POLx)) is available in all waveform output generation. In single-slope and dual-slope PWM generation, it is possible to individually invert the pulse edge alignment on start or end of PWM cycle for each compare channels. Table 29-1 shows the waveform output set/clear conditions, depending on waveform operation, direction and polarity setting.

Table 29-1. Waveform Generation Set/Clear Conditions

Waveform Generation operation		POLx	Waveform Generation Output Update				
			Set	Clear			
	0	0	Timer/counter matches TOP	Timer/counter matches CCx			
Single-Slope PWM		1	Timer/counter matches CCx	Timer/counter matches TOP			
Single-Slope F WW	1	0	Timer/counter matches CCx	Timer/counter matches BOTTOM			
		1	Timer/counter matches BOTTOM	Timer/counter matches CCx			
Dual Slana DWM		0	Timer/counter matches CCx when counting up	Timer/counter matches CCx when counting down			
Dual-Slope PWM	X	1	Timer/counter matches CCx when counting down	Timer/counter matches CCx when counting up			

In Normal and Match, the WAVE.POLx value represents the initial state of the waveform output.


29.6.2.6 Double Buffering

The Pattern (PATT), Waveform (WAVE), Period (PER) and the compare channels (CCx) registers are all double buffered. Each buffer register has a Buffer Valid (PATTBV, WAVEBV, PERBV or CCBVx) bit in the STATUS register, which indicates that the buffer register contains a value that can be copied into the corresponding register. When double buffering is enabled by writing a one to the Lock Update bit in the Control B Clear register (CTRLBCLR.LUPD) and the PER and CCx are used for a compare operation, the Buffer Valid bit is set when data has been written to a buffer register and cleared on an update condition.

This is shown for a compare register in Figure 29-9.



Figure 29-9. Compare Channel Double Buffering



As both the register (PATT/WAVE/PER/CCx) and corresponding buffer register (PATTB/WAVEB/PERB/CCBx) are available in the I/O register map, the double buffering feature is not mandatory. The double buffering is disabled by writing a one to CTRLSET.LUPD. This allows initialization and bypassing of the buffer register, and the double buffering feature.

Note: Note: In FREQ or PWM down-counting counter mode (CTRLB.DIRSET is one), PER is written at the same time as PERB is written if CTRLB.LUPD is zero or as soon as CTRLB.LUPD becomes zero.

Changing the Period

The counter period is changed by writing a new value to the Period register or the Period Buffer register. If double buffering is not used, any update of PER is effective after the synchronization delay.

Figure 29-10.Unbuffered Single-Slope Up-Counting Operation








Figure 29-11. Unbuffered Single-Slope Down-Counting Operation



A counter wraparound can occur in any mode of operation when up-counting without buffering, as shown in Figure 29-10. This due to the fact that COUNT and PER are continuously compared, and if a new value that is lower than the current COUNT is written to PER, COUNT will wrap before a compare match happen.


Figure 29-12. Unbuffered Dual-Slope Operation



When double buffering is used, the buffer can be written at any time and the counter will still maintain correct operation. The Period register is always updated on the update condition, as shown for dual-slope operation in Figure 29-13. This prevents wraparound and the generation of odd waveforms.



Figure 29-13. Changing the Period Using Buffering



29.6.2.7 Capture Operations


To enable and use capture operations, the Match or Capture Channel x Event Input Enable (MCEIx) bit must be enabled in the Event Control register (EVCTRL.MCEIx). The capture channels to be used must also be enabled in the Capture Channel x Enable bit in the Control A register (CTRLA.CPTENx) before capture can be performed.

Event Capture Action

The capture channels can be used to capture the COUNT value upon reception of any event. Since there is one event line per capture channel, multiple capture operations can be enabled at the same time.

Figure 29-14 shows four capture events for one capture channel.


Figure 29-14.Input Capture Timing



For input capture, the buffer register and the corresponding CCx act like a FIFO. When CCx is empty or read, any content in CCBx is transferred to CCx. The buffer valid flag is passed to set the CCx interrupt flag (IF) and generate the optional interrupt, event or DMA request.



Figure 29-15. Capture Double Buffering



When the Match or Capture x (MCx) bit and the buffer valid flag are set and a new capture event is detected, there is nowhere to store the new timestamp. In that case the Error bit in the Interrupt Flag Status and Clear register (INTFLAG.ERR) is set.


Period and Pulse-Width Capture Action

The TCC can perform two input captures and restart the counter on one of the edges. This enables the TCC to measure the pulse-width and period. This can be used to characterize an input signal in frequency and duty cycle:

$$f = \frac{1}{T}$$
 $dutyCycle = \frac{tp}{T}$

When using PPW (Period, Pulse-width) event action, period (T) will be captured into CC0 and pulse-width (tp) into CC1. In PWP (Pulse-width, Period) event action, pulse-width (tp) will be captured into CC0 and period (T) into CC1.

Figure 29-16.PWP Capture



Selecting PWP or PPW in the Event Action bit group in the Event Control register (EVCTRL.EVACT1) enables the TCC to perform two capture actions, one on the rising edge and one on the falling edge.



The Timer/Counter Inverted Event 1 Input Enable bit in Event Control register (EVCTRL.TCINV1) is used to select which event input edge the counter restarts operation. The event source to be captured must be an asynchronous event.

For a full characterization of input signal in frequency and duty cycle, enable capture on CC0 and CC1 channels by writing a one to the Capture Channel x Enable bit in the Control A register (CTRLA.CPTENx). When only one of these measurements is required, the second channel can be used for other purposes.

The TCC can detect capture overflow of the input capture channels. When the Capture Interrupt Flag is set and a new capture event is detected, there is nowhere to store the new timestamp. In that case INTFLAG.ERR is set.

Note: In dual-slope PWM operation, the CCx MSB captures the CTRLB.DIR state to identify the ramp (rising if CCx[MSB] is zero, or falling if CCx[MSB] is one) on which the Counter capture has been done.

29.6.3 Additional Features

29.6.3.1 One-Shot Operation

When one-shot is enabled, the counter automatically stops on the next counter overflow or underflow condition. When the counter is stopped, STATUS.STOP is set and the waveform outputs are set to the value defined by the Non-Recoverable State x Output Enable (NREx) and Non-Recoverable State x Output Value (NRVx) bits in the Drive Control register (DRVCTRL.NREx and DRVCTRL.NRVx).


One-shot operation can be enabled by writing a one to the One-Shot bit in the Control B Set register (CTRLBSET.ONESHOT) and disabled by writing a one to the One-Shot bit in the Control B Clear register (CTRLBCLR.ONESHOT). When enabled, the TCC will count until an overflow or underflow occurs and stop counting. The one-shot operation can be restarted by using retrigger software command, a retrigger event or a start event.

When the Counter restarts its operation, the STOP bit in the Status register (STATUS.STOP) is cleared.

29.6.3.2 Circular Buffer

The period register (PER) and the four lowest compare channels register (CC0 to CC3) support circular buffer option. When circular buffer option is enabled, the period (PER) or CCx registers values are copied back into the corresponding period buffer register (PERB) or CCx buffer registers (CCBx). When update condition is detected, the period buffer (PERB) and CCx buffer (CCBx) registers value are copied into corresponding period (PER) or CCx registers.

Figure 29-17. Circular Buffer on Channel 0



29.6.3.3 Dithering Operation

The TCC supports dithering on Pulse-width or Period on a 16, 32 or 64 PWM cycles frame.



Dithering consists in adding some extra clocks cycles in a frame of several PWM cycles (16, 32 or 64 depending the configuration). The extra clock cycles are added on some of the compare match signal, one at a time, through a "blue noise" process that minimizes the flickering on the resulting dither patterns.

Dithering makes possible to improve the accuracy of the average output pulses width or period.

Dithering is enabled by writing the corresponding configuration in the CTRLA.RESOLUTION field:

- DITH4 enable dithering every 16 PWM frames.
- DITH5 enable dithering every 32 PWM frames.
- DITH6 enable dithering every 64 PWM frames.

The least significant bits of COUNT, PER, CCx registers define the number of extra cycles to add into the frame (DITHERCY). The remaining bits of COUNT, PER, CCx registers define the compare value itself.

1.7.3.3.1: Dithering on Period

Writing DITHERCY in the PER register will lead to an average PWM period configured by the following formula:

DITH4 mode:

$$PwmPeriod = \frac{DITHERCY}{16} + PER$$

DITH5 mode:

$$PwmPeriod = \frac{DITHERCY}{32} + PER$$

DITH6 mode:

$$PwmPeriod = \frac{DITHERCY}{64} + PER$$

1.7.3.3.2: Dithering on Pulse Width

Writing DITHERCY in the CCx register will lead to an average PWM pulse width configured by the following formula:

DITH4 mode:

$$PwmPulseWidth = \frac{DITHERCY}{16} + CCx$$

DITH5 mode:

$$PwmPulseWidth = \frac{DITHERCY}{32} + CCx$$

DITH6 mode:

$$PwmPulsewidth = \frac{DITHERCY}{64} + CCx$$

Note that the PWM period remains static in this case.

29.6.3.4 Ramp Operations

Three ramp operations are supported and all require the timer/counter running in single-slope PWM generation.

RAMP1 Operation


This is the default timer/counter PWM operation, described in "Single-Slope PWM Generation" on page 636.

RAMP2 Operation

This operation is dedicated for Half-Brige and Push-Pull SMPS topologies, where two consecutive timer/counter cycles are interleaved, as shown in Figure 29-18. In cycle A, the channel 0 output is disabled, and in cycle B, the channel 1 output is disabled. The cycle index (cycle A or cycle B) can be controlled using the cycle index commands bits. For details refer to CTRLBSET register.




Figure 29-18.RAMP2 Operation



RAMP 2 Alternate (RAMP2A) Operation


RAMP2 Alternate operation is similar to RAM2 with the difference that CC0 register controls both CC0/CC1 compare outputs.

Figure 29-19.RAMP2 Alternate Operation



For RAMP2A operation mode, the circular buffer mode allows having two dedicated period and compare values for each of the cycle A/B. This is similar to RAM2 mode, with the difference that only one channel is used for waveform generation and the second channel can be used for capture operation.

Figure 29-20.RAMP2 Alternate Operation with Circular Buffer





29.6.3.5 Recoverable Faults

Recoverable faults can restart or halt the timer/counter. Two faults, called Fault A and Fault B, can trigger recoverable fault actions on compare channels CC0 and CC1 from the corresponding timer/counter. The compare channels outputs can be clamped to inactive state as long as the fault condition is present, or from the first valid fault condition detection and until the end of the timer/counter cycle.

Fault inputs


The first two channel input events (TCCx MC0 and TCCx MC1 respectively) can be used as Fault A and Fault B inputs respectively. Event system channel connected to these fault inputs must be configured as asynchronous. In two ramp (RAMP2, RAMP2A) operation, it is also possible to link the fault source for the current cycle, to the fault state from the previous cycle. This is typically used for various applications, such as LED string control.

Fault filtering

Three filtering types are available. The recoverable faults can use all three filters independently or various filter combination. The filter type or filter combination must be decided by the application.

- Input filtering: By default, the event detection is asynchronous. When the event occurs, the fault system will immediately and asynchronously performs the selected fault action on the compare channel output, including system power modes where the clock is not available. To avoid false fault detection on external events (e.g. a glitch on I/O port) a digital filter can be enabled and set in FILTERVAL bits in the corresponding recoverable Fault Control n register (FCTRLn.FILTERVAL). In this case, the event detection is synchronous, and event action delayed by the selected digital filter value clock cycles.
- Fault blanking: Provides a way to disable Fault input just after a selected waveform output edge to prevent false fault triggering because of signal bouncing on fault signal, as shown in Figure 29-21. The fault Blank Value is set in the corresponding recoverable Fault Control n register (FCTRLn.BLANKVAL), and the waveform output edge triggering blanking time can be set in the BLANK bits in the corresponding recoverable Fault Control n register (FCTRLn.BLANK). The maximum blanking time is: 256 / (32 ×10⁶) = 8us when 32MHz peripheral clock frequency 256 / (1x10⁶) = 256us when 1MHz peripheral clock frequency

Figure 29-21. Fault Blanking in RAMP1 Operation with Inverted Polarity



• Fault Qualification: When the recoverable fault Qualification is enabled (FCTRLn.QUAL), the fault input is disabled all the time the corresponding channel output has an inactive level, as shown in Figure 29-22.



Figure 29-22.Fault Qualification in RAMP1 Operation





Figure 29-23. Fault Qualification in RAMP2 Operation with Inverted Polarity




Fault actions

Different fault actions can be configured individually for Fault A and Fault B. Most fault actions are not mutually exclusive; hence two or more actions can be enabled at the same time to achieve a result that is a combination of fault actions.

• Keep action: When the keep action (FCTRLn.KEEP) is enabled, the corresponding channel output will be clamped to zero when the fault condition is present. The clamp will be released on the start of the first cycle after the fault condition is no longer present, as shown in Figure 29-24.



Figure 29-24. Waveform Generation with Fault Qualification and Keep Action



• Restart action: When the restart action (FCTRLn.RESTART) is enabled, the timer/counter will be restarted when the corresponding fault condition is present. The ongoing cycle is stopped and the timer/counter starts a new cycle, as shown in Figure 29-25. When the new cycle starts, the compare outputs will be clamped to inactive level as long as the fault condition is present. Note that in RAMP2 operation, when a new timer/counter cycle starts, the cycle index will change automatically, as shown in Figure 29-26. Fault A and fault B are qualified only during the cycle A and cycle B respectively, i.e. the compare channel outputs are not forced to inactive level as long as the fault condition is present in cycle B or cycle A respectively.

Figure 29-25. Waveform Generation in RAMP1 mode with Restart Action







Figure 29-26. Waveform Generation in RAMP2 mode with Restart Action



- Capture action: When one of the capture operations (FCTRLn.CAPTURE) is selected, the corresponding fault is time stamped. Several capture operations are available:
 - CAPT is equivalent to a standard capture operation, for further details refer to "Capture Operations" on page 641
 - CAPTMIN allows to get the minimum time stamped value, with notification through event or interrupt on each new local minimum captured value detection.
 - CAPTMAX allows to get the maximum time stamped value, with notification through event or interrupt on each new local maximum captured value, as shown in Figure 29-27.
 - LOCMIN provides notification through event or interrupt on each new local minimum captured value detection.
 - LOCMAX provides notification through event or interrupt on each new local maximum captured value detection.
 - DERIVO allows to be notified about local minimum or maximum time stamped values as shown in Figure 29-28.

In CAPT mode, on each filtered faultn, dedicated CCx channel capture counter value and an interrupt is generated. In other mode interrupt is only generated on a extremun captured value.

In CAPTMIN and CAPTMAX mode CCx keep extremun values as show in Figure 29-27., while in LOCMIN, LOCMAX or DERIVO mode CCX folow counter value at fault time, as show in Figure 29-28.

Figure 29-27.Capture Action "CAPTMAX"








Figure 29-28.Capture Action "DERIV0"



• Hardware halt action: When hardware halt action is enabled (FCTRLn.HALT = HW), the timer/counter is halted and the cycle is extended as long as the corresponding fault is present. Figure 29-29 shows an example where restart and hardware halt actions are enabled for Fault A. The compare channel 0 is clamped to inactive level as long as the timer/counter is halted. The timer/counter resumes the counting operation as soon as the fault condition is no longer present. If the restart action is enabled, the timer/counter is halted as long as the fault condition is present and restarted when the fault condition is no longer present, as shown in Figure 29-30. Note that in RAMP2 and RAMP2A operations, when a new timer/counter cycle starts, the cycle index will automatically change.

Figure 29-29. Waveform Generation with Halt and Restart Actions





COUNT CCO HALT TOP "match"

Fault A Input Qual Fault Input A

Figure 29-30. Waveform Generation with Fault Qualification, Halt and Restart Actions

• The software halt action (FCTRLn.HALT = SWHALT) is similar to hardware halt action with one exception. To restart the timer/counter, the corresponding fault condition should no longer be present and the corresponding FAULTn bit in STATUS register must be cleared.

KEEP




Figure 29-31.Waveform Generation with Software Halt, Fault Qualification, Keep and Restart Actions

29.6.3.6 Non Recoverable Faults

WO[0]

The non-recoverable fault action will force all the compare outputs to a pre-defined level programmed into the Driver Control register (DRVCTRL.NRE and DRVCTRL.NRV). The non recoverable fault input (TCCx EV0 and TCCx EV1 respectively) actions are enabled in Event Control register (EVCTRL.EVACT0 and EVCTRL.EVACT1 respectively). To avoid false fault detection on external events (e.g. a glitch on I/O port) a digital filter can be enabled in the Driver Control register (DRVCTRL.FILTERVALn). In this case, the event detection is synchronous, and event action is delayed by the selected digital filter value clock cycles.



29.6.3.7 Waveform Extension


Figure 29-32 shows a schematic diagram of action of the four optional unit following the recoverable fault stage, on a port pin pair. The DTI and SWAP units can be seen as a four port pair slices:

- Slice 0 DTI0 / SWAP0 acting on port pins (WO[0], WO[WO_NUM/2 +0])
- Slice 1 DTI1 / SWAP1 acting on port pins (WO[1], WO[WO NUM/2 +1])

And more generally:

Slice n DTIx / SWAPx acting on port pins (WO[x], WO[WO_NUM/2 +x])

Figure 29-32.WEX Stage Details



The output matrix (OTMX) unit distributes "Compare channels", according to the selectable configurations, as shown in Table 29-2.

Table 29-2. Output Matrix Channel Pin Routing Configuration

Value in OTMX[1:0]	Outputs from OTMX[x]
0x0	CC(x%CC_NUM)
0x1	CC(x%(CC_NUM/2))
0x2	CC0
0x3	OTMX[x] = CC1; OTMX[0]=CC0

- Configuration 0x0 is default configuration. The channel location is the default one and channels are distributed on output modulo the number of output. Channel 0 is routed to the Output matrix output OTMX[0], Channel 1 to OTMX[1]. If there are more outputs than channels, then channel 0 is duplicated to the Output matrix output OTMX[CC_NUM], channel 1 to OTMX[CC_NUM+1] and so on.
- Configuration 0x1 distributes the channels on output modulo half the number of output, this gives the lower channels twice location than the default configuration. This provides for example, control of the four transistors of a full bridge using only two compare channels. Using pattern generation, some of these four outputs can be overwritten by a constant level, enabling flexible drive of a full bridge in all quadrant configurations.
- Configuration 0x2 distributes the compare channel 0 (CC0) to all port pins. Thank to pattern generation, this configuration can control a stepper motor.
- Configuration 0x3 distributes the compare channel CC0 to first output and the channel CC1 to all other outputs. This, together with pattern generation and the fault extension will for example, control up to seven LED strings, with a boost stage.




An example of 4 compare channels on 4 outputs:.

Value	OTMX[3]	OTMX[2]	OTMX[1]	OTMX[0]
0x0	CC3	CC2	CC1	CC0
0x1	CC1	CC0	CC1	CC0
0x2	CC0	CC0	CC0	CC0
0x3	CC1	CC1	CC1	CC0

The dead-time insertion (DTI) unit generates OFF time with the non-inverted low side (LS) and inverted high side (HS) of the WG output forced at low level. This OFF time is called dead time, and dead-time insertion ensures that the LS and HS will never switch simultaneously.

The DTI stage consists of four equal dead-time insertion generators; one for each first four compares channels. Figure 29-33 shows the block diagram of one DTI generator. The four channels have a common register which controls the dead time and is independent of high side and low side setting.


Figure 29-33.Dead-Time Generator Block Diagram



As shown in Figure 29-33, the 8-bit dead-time counter is decremented by one for each peripheral clock cycle, until it reaches zero. A nonzero counter value will force both the low side and high side outputs into their OFF state. When the output matrix (OTMX) output changes, the dead-time counter is reloaded according to the edge of the input. When the output changes from low to high (positive edge) it initiates counter reload of the DTLS register, and when the output changes from high to low (negative edge) reload the DTHS register.




Figure 29-34.Dead-Time Generator Timing Diagram



The pattern generator unit produces a synchronized bit pattern across the port pins it is connected to. The pattern generation features are primarily intended for handling the commutation sequence in brushless DC motor (BLDC), stepper motor and full bridge control. A block diagram of the pattern generator is shown in Figure 29-35.

Figure 29-35.Pattern Generator Block Diagram



As with other double buffered timer/counter registers, the register update is synchronized to the UPDATE condition set by the timer/counter waveform generation operation. If the synchronization is not required by the application, the software can simply access directly the PATT.PGE, PATT.PGV bits registers.



29.6.4 DMA, Interrupts and Events

Table 29-3. Module request for TCC

Condition	Interrupt request	Event output	Event input	DMA request	DMA request is cleared
Overflow / Underflow	X	X		X ⁽¹⁾	Cleared when PER/PERBUF, CCx/CCBUFx, PATT/PATTBUF or WAVE/WAVEBUF register is written.
Channel Compare Match or Capture	X	X	X ⁽²⁾	X	For compare channel: Cleared when CCBUFx register is written. For capture channel: Cleared when CCx register is read.
Retrigger	X	X			
Count	Х	Х			
Capture Overflow Error	Х				
Synchronization Ready	Х				
Debug Fault State	Х				
Recoverable Faults	Х				
Non-Recoverable Faults	Х				
TCCx Event 0 input			X ⁽³⁾		
TCCx Event 1 input			X ⁽⁴⁾		

- Notes: 1. DMA request set on overflow, underflow or retrigger conditions.
 - 2. Can perform capture or generate recoverable fault on an event input.
 - 3. Can retrigger counter / control counter direction / stop the counter / decrement the counter / perform period and pulse width capture / generate non-recoverable fault on an event input.
 - 4. Can retrigger counter / increment or decrement counter depending on direction / start the counter / increment or decrement counter based on direction / increment counter regardless of direction / generate nonrecoverable fault on an event input.



29.6.5 DMA Operation

The TCC generates the following DMA requests:

- Overflow (OVF): the request is set when an update condition (overflow, underflow or re-trigger) is detected. The
 request is cleared when a write to the PER/PERB, CCx/CCBx, PATT/PATTB or WAVE/WAVEB register is
 performed.
- Compare Match or Capture (MCx): for a compare channel, the request is set on each compare match detection
 and cleared when CCBx register is written. For a capture channel, the request is set when valid data is present in
 CCx register, and cleared when CCx register is read.

29.6.6 Interrupts

The TCC has the following interrupt sources:

Overflow/Underflow: OVF

Retrigger: TRG

Count: CNT. For further details, refer to EVCTRL.CNTSEL description.

Capture Overflow Error: ERR

Synchronization Ready: SYNCRDY

Debug Fault State: DFS
 Recoverable Faults: FAULTn
 Non-recoverable Faults: FAULTx

Compare Match or Capture Channels: MCx

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear (INTFLAG) register is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled, or the TCC is reset. See the INTFLAG for details on how to clear interrupt flags. The TCC has one common interrupt request line for all the interrupt sources. Refer to the Processor and Architecture chapter for details. The user must read the INTFLAG register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to the Processor and Architecture chapter for details.

29.6.7 Events

The TCC can generate the following output events:

Overflow/Underflow: OVF

Trigger: TRG

Counter: CNT. For further details, refer to EVCTRL.CNTSEL description.

Compare Match or Capture on compare/capture channels: MCx

Writing a one to an Event Output bit in the Event Control Register (EVCTRL.xxEO) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event. Refer to the Event System chapter for details on configuring the event system.

The TCC can take the following actions on a channel input event (MCx):

- Capture event
- Generate a recoverable fault

The TCC can take the following actions on counter event 0 (TCCx EV0):

- Counter retrigger
- Counter direction control
- Stop the counter



- Decrement the counter on event
- Period and pulse width capture
- Non-recoverable fault

The TCC can take the following actions on counter event 1 (TCCx EV1):

- Counter retrigger
- Count on event (increment or decrement, depending on counter direction)
- Counter start. Start counting on the event rising edge. Further events will not restart the counter; it keeps on counting using prescaled GCLK_TCCx, until it reaches TOP or Zero depending on the direction.
- Counter increment on event. This will increment the counter irrespective of the counter direction.
- Count during active state of an asynchronous event (increment or decrement, depending on counter direction). In this case, the counter will be incremented or decremented on each cycle of the prescaled clock, as long as the event is active.
- Non-recoverable fault

The counter Event Actions are available in Event Control register (EVCTRL.EVACT0 and EVCTRL.EVACT1). For further details, refer to EVCTRL register description.

Writing a one to an Event Input bit in the Event Control register (EVCTRL.MCEIx or EVCTRL.TCEIx) enables the corresponding action on input event. Writing a zero to this bit disables the corresponding action on input event. Note that if several events are connected to the TCC, the enabled action will apply for each the incoming event. Refer to the Event System chapter for details on how to configure the event system.

29.6.8 Sleep Mode Operation

The TCC can be configured to operate in any sleep mode. To be able to run in standby the RUNSTDBY bit (CTRLA.RUNSTDBY) must be written to one. The TCC can wake up the device using interrupts from any sleep mode or performs internal actions through the event system.

29.6.9 Synchronization

Due to the asynchronicity between CLK_TCCx_APB and GCLK_TCCx some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When a register requiring synchronization is accessed, the corresponding synchronization bit is set in Synchronization Busy register (SYNCBUSY) and cleared when the synchronization is complete.

An access to a register with synchronization busy bit set, will stall the bus. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following bits need synchronization when written:

Software Reset and Enable bits in Control A register (CTRLA.SWRST and CTRLA.ENABLE)

Write-synchronization is denoted by the Write-Synchronized property in the register description.

The following registers require synchronization when written:

- Control B Clear and Control B Set registers (CTRLBCLR and CTRLBSET)
- Status register (STATUS)
- Pattern and Pattern Buffer registers (PATT and PATTB)
- Waveform and Waveform Buffer registers (WAVE and WAVEB)
- Count Value register (COUNT)
- Period Value and Period Buffer Value registers (PER and PERB)



Compare/Capture Value and Compare/Capture Buffer Value registers (CCx and CCBx)

Write-synchronization is denoted by the Write-Synchronized property in the register description.

The following registers require synchronization when read:

- Control B Clear and Control B Set registers (CTRLBCLR and CTRLBSET)
- Status register (STATUS)
- Pattern and Pattern Buffer registers (PATT and PATTB)
- Waveform and Waveform Buffer registers (WAVE and WAVEB)
- Count Value register (COUNT): synchronization is done on demand through READSYNC command (CTRLBSET.CMD).
- Period Value and Period Buffer Value registers (PER and PERB)
- Compare/Capture Value and Compare/Capture Buffer Value registers (CCx and CCBx)

Read-synchronization is denoted by the Read-Synchronized property in the register description.

Refer to the Synchronization chapter for further details.



29.7 Register Summary

Table 29-4. Register Summary

	_	7.0	•	1	1					
Offset	Name	Bit Pos.								
0x00		7:0		RESOLU	JTION[1:0]				ENABLE	SWRST
0x01		15:8		ALOCK	PRESCS	YNC[1:0]	RUNSTDBY	·	PRESCALER[2:0]
0x02	CTRLA	23:16								
0x03		31:24					CPTEN3	CPTEN2	CPTEN1	CPTEN0
0x04	CTRLBCLR	7:0		CMD[2:0]		IDXCI	MD[1:0]	ONESHOT	LUPD	DIR
0x05	CTRLBSET	7:0		CMD[2:0]		IDXCI	MD[1:0]	ONESHOT	LUPD	DIR
0x06	Reserved									
0x07	Reserved									
80x0		7:0	PER	WAVE	PATT	COUNT	STATUS	CTRLB	ENABLE	SWRST
0x09	CVNCDLICV	15:8					CC3	CC2	CC1	CC0
0x0A	SYNCBUSY	23:16		CCB3	CCB2	CCB1	CCB0	PERB	WAVEB	PATTB
0x0B		31:24								
0x0C		7:0	RESTART	BLA	NK[1:0]	QUAL	KEEP		SRC	[1:0]
0x0D	FCTRLA	15:8			CAPTURE[2:0]		CHSE	L[1:0]	HALT	Γ[1:0]
0x0E	FUIRLA	23:16				BLANK	VAL[7:0]		1	
0x0F		31:24						FILTER	VAL[3:0]	
0x10		7:0	RESTART	BLA	NK[1:0]	QUAL	KEEP		SRC	[1:0]
0x11	FCTRLB	15:8			CAPTURE[2:0]		CHSE	L[1:0]	HALT	Γ[1:0]
0x12	FUIRLB	23:16				BLANK	VAL[7:0]		1	
0x13		31:24						FILTERVAL[3:0]		
0x14		7:0							OTM	X[1:0]
0x15	WEXCTRL	15:8					DTIEN3	DTIEN2	DTIEN1	DTIEN0
0x16	WEXOTTE	23:16				DTL	S[7:0]			
0x17		31:24				DTH	S[7:0]			
0x18		7:0	NRE7	NRE6	NRE5	NRE4	NRE3	NRE2	NRE1	NRE0
0x19	DRVCTRL	15:8	NRV7	NRV6	NRV5	NRV4	NRV3	NRV2	NRV1	NRV0
0x1A		23:16	INVEN7	INVEN6	INVEN5	INVEN4	INVEN3	INVEN2	INVEN1	INVEN0
0x1B		31:24		FILTER	VAL1[3:0]			FILTERV	/AL0[3:0]	
0x1C	Reserved									
0x1D	Reserved									DE 22/
0x1E	DBGCTRL	7:0						FDDBD		DBGRUN
0x1F	Reserved									
0x20		7:0		EL[1:0]		EVACT1[2:0]		- /	EVACT0[2:0]	<u>_</u>
0x21	EVCTRL	15:8	TCEI1	TCEI0	TCINV1	TCINV0		CNTEO	TRGEO	OVFEO
0x22		23:16					MCEI3	MCEI2	MCEI1	MCEI0
0x23		31:24					MCEO3	MCEO2	MCEO1	MCEO0
0x24		7:0					ERR	CNT	TRG	OVF
0x25	INTENCLR	15:8	FAULT1	FAULT0	FAULTB	FAULTA	DFS			
0x26		23:16					MC3	MC2	MC1	MC0
0x27		31:24								



Offset	Name	Bit Pos.								
0x28		7:0					ERR	CNT	TRG	OVF
0x29	INITENIOET	15:8	FAULT1	FAULT0	FAULTB	FAULTA	DFS			
0x2A	INTENSET	23:16					MC3	MC2	MC1	MC0
0x2B		31:24								
0x2C		7:0					ERR	CNT	TRG	OVF
0x2D	W.T.E. A.O.	15:8	FAULT1	FAULT0	FAULTB	FAULTA	DFS			
0x2E	INTFLAG	23:16					MC3	MC2	MC1	MC0
0x2F		31:24								
0x30		7:0	PERBV	WAVEBV	PATTBV		DFS		IDX	STOP
0x31		15:8	FAULT1	FAULT0	FAULTB	FAULTA	FAULT1IN	FAULT0IN	FAULTBIN	FAULTAIN
0x32	STATUS	23:16					CCBV3	CCBV2	CCBV1	CCBV0
0x33		31:24					CMP3	CMP2	CMP1	CMP0
0x34		7:0				COUN				
0x35	0011117	15:8				COUN	T[15:8]			
0x36	COUNT	23:16				COUN	Γ[23:16]			
0x37		31:24								
0x38	PATT	7:0	PGE7	PGE6	PGE5	PGE4	PGE3	PGE2	PGE1	PGE0
0x39	PALL	15:8	PGV7	PGV6	PGV5	PGV4	PGV3	PGV2	PGV1	PGV0
0x3A	Reserved									
0x3B	Reserved									
0x3C		7:0	CIPEREN		RAMI	P[1:0]			WAVEGEN[2:0]	
0x3D	WAVE	15:8					CICCEN3	CICCEN2	CICCEN1	CICCEN0
0x3E	VVAVE	23:16					POL3	POL2	POL1	POL0
0x3F		31:24					SWAP3	SWAP2	SWAP1	SWAP0
0x40		7:0			1	PER	[7:0]			
0x41	PER	15:8				PER	[15:8]			
0x42	FLK	23:16				PER[23:16]				
0x43		31:24								
0x44		7:0				CC	[7:0]			
0x45	CC0	15:8					15:8]			
0x46		23:16		I		CC[2	23:16]	I	I	
0x47		31:24								
0x48		7:0					[7:0]			
0x49	CC1	15:8					15:8]			
0x4A		23:16				CC[2	3:16]			
0x4B		31:24					- 01			
0x4C		7:0					[7:0]			
0x4D	CC2	15:8					15:8]			
0x4E		23:16				CC[2	23:16]			
0x4F		31:24				001	7:01			
0x50		7:0					[7:0] 15:81			
0x51 0x52	CC3	15:8 23:16					15:8] :3:16]			
						CC[2	.0. 10]			
0x53		31:24								



Offset	Name	Bit Pos.								
0x54 0x63	Reserved									
0x64	DATTO	7:0	PGEB7	PGEB6	PGEB5	PGEB4	PGEB3	PGEB2	PGEB1	PGEB0
0x65	PATTB	15:8	PGVB7	PGVB6	PGVB5	PGVB4	PGVB3	PGVB2	PGVB1	PGVB0
0x66	Reserved									
0x67	Reserved									
0x68		7:0	CIPERENB		RAMF	PB[1:0]			WAVEGENB[2:0]	
0x69	14/41/ED	15:8					CICCENB3	CICCENB2	CICCENB1	CICCENB0
0x6A	WAVEB	23:16					POLB3	POLB2	POLB1	POLB0
0x6B		31:24					SWAPB3	SWAPB2	SWAPB1	SWAPB0
0x6C		7:0		ı		PERI	B[7:0]		I	
0x6D	PERB	15:8				PERE	3[15:8]			
0x6E	PERB	23:16				PERB	[23:16]			
0x6F		31:24								
0x70		7:0				CCE	B[7:0]			
0x71	CCB0	15:8					[15:8]			
0x72	CODO	23:16				CCB[23:16]			
0x73		31:24								
0x74		7:0				CCE	3[7:0]			
0x75	CCB1	15:8					[15:8]			
0x76	002.	23:16				CCB[23:16]			
0x77		31:24								
0x78		7:0				CCE	3[7:0]			
0x79	CCB2	15:8					[15:8]			
0x7A		23:16	CCB[23:16]							
0x7B		31:24								
0x7C		7:0					3[7:0]			
0x7D	CCB3	15:8					[15:8]			
0x7E		23:16				CCB[23:16]			
0x7F		31:24								



29.8 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Please refer to the Register Access Protection section and the PAC chapter for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or Read-Synchronized property in each individual register description. Please refer to the Synchronization section for details.

Some registers are enable-protected, meaning they can only be written when the TCC is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



29.8.1 Control A

Name: CTRLA
Offset: 0x00

Reset: 0x00000000

Property: Enable-Protected, Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
					CPTEN3	CPTEN2	CPTEN1	CPTEN0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
		ALOCK	PRESCS	YNC[1:0]	RUNSTDBY		PRESCALER[2:0]	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		RESOLU	TION[1:0]				ENABLE	SWRST
Access	R	R/W	R/W	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – CPTENx [x=3..0]: Capture Channel x Enable

These bits are used to select the capture or compare operation on channel x. The number of available channels depend on the TCC instance.

Writing a one to CAPTENx enables capture on channel x.

Writing a zero to CAPTENx disables capture on channel x.

These bits are not synchronized.

Bits 23:15 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 14 - ALOCK: Auto Lock

When this bit is set, Lock Update (LUPD) is set to one on each overflow/underflow or re-trigger event.

0: The LUPD bit is not affected on overflow/underflow, and re-trigger event.

1: The LUPD bit is set on each overflow/underflow or re-trigger event.



This bit is not synchronized.

Bits 13:12 – PRESCSYNC[1:0]: Prescaler and Counter Synchronization Selection

These bits select if on retrigger event, the Counter should be cleared or reloaded on the next GCLK_TCCx clock or on the next prescaled GCLK_TCCx clock. It also makes possible to reset the prescaler on retrigger event, as shown in the following table.

These bits are not synchronized.

Table 29-5. Prescaler and Counter Synchronization Selection

PRESCSYNC[1:0]	Name	Description
0x0	GCLK	Reload or reset Counter on next GCLK
0x1	PRESC	Reload or reset Counter on next prescaler clock
0x2	RESYNC	Reload or reset Counter on next GCLK
0x3		Reserved

Bit 11 – RUNSTDBY: Run in Standby

This bit is used to keep the TCC running in standby mode:

0: The TCC is halted in standby.

1: The TCC continues to run in standby.

This bit is not synchronized.

Bits 10:8 – PRESCALER[2:0]: Prescaler

These bits select the Counter prescaler factor as shown in the following table.

These bits are not synchronized.

Table 29-6. Prescaler

PRESCALER[2:0]	Name	Description
0x0	DIV1	Prescaler: GCLK_TCC
0x1	DIV2	Prescaler: GCLK_TCC/2
0x2	DIV4	Prescaler: GCLK_TCC/4
0x3	DIV8	Prescaler: GCLK_TCC/8
0x4	DIV16	Prescaler: GCLK_TCC/16
0x5	DIV64	Prescaler: GCLK_TCC/64
0x6	DIV256	Prescaler: GCLK_TCC/256
0x7	DIV1024	Prescaler: GCLK_TCC/1024

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 6:5 – RESOLUTION[1:0]: Enhanced Resolution

These bits increase the TCC resolution by enabling the dithering options, according to the following table. These bits are not synchronized.



Table 29-7. Enhanced Resolution

RESOLUTION[1:0]	Name	Description
0x0	None	Dithering is disabled
0x1	DITH4	Dithering is done every 16 PWM frames. PER[3:0] and CCx[3:0] contain dithering pattern selection.
0x2	DITH5	Dithering is done every 32 PWM frames. PER[4:0] and CCx[4:0] contain dithering pattern selection.
0x3	DITH6	Dithering is done every 64 PWM frames. PER[5:0] and CCx[5:0] contain dithering pattern selection.

Bits 4:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ENABLE: Enable

- 0: The peripheral is disabled.
- 1: The peripheral is enabled.

Due to synchronization there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRLA.ENABLE will read back immediately and the ENABLE bit in the SYNCBUSY register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

Bit 0 – SWRST: Software Reset

- 0: There is no reset operation ongoing.
- 1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the TCC, except DBGCTRL, to their initial state, and the TCC will be disabled

Writing a one to CTRLA.SWRST will always take precedence; all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.



29.8.2 Control B Clear

This register allows the user to change the below mentioned functionalities without doing a read-modify-write operation. Changes in this register will also be reflected in the Control B Set (CTRLBSET) register.

Name: CTRLBCLR

Offset: 0x04 **Reset:** 0x00

Property: Read-Synchronized, Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
		CMD[2:0]		IDXCN	MD[1:0]	ONESHOT	LUPD	DIR
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:5 – CMD[2:0]: TCC Command

These bits can be used for software control of re-triggering and stop commands of the TCC. When a command has been executed, the CMD bit field will read back zero. The commands are executed on the next prescaled GCLK_TCC clock cycle.

Writing a zero to this bit group has no effect.

Writing a valid value to these bits will clear the corresponding pending command.

Table 29-8. TCC Command

CMD[2:0]	Name	Description
0x0	NONE	No action
0x1	RETRIGGER	Clear start, restart or retrigger
0x2	STOP	Force stop
0x3	UPDATE	Force update of double buffered registers
0x4	READSYNC	Force COUNT read synchronization
0x5-0x7		Reserved

Bits 4:3 – IDXCMD[1:0]: Ramp Index Command

These bits can be used to force cycle A and cycle B changes in RAMP2 and RAMP2A operation, according to the following table. On timer/counter update condition, the command is executed, the IDX flag in STATUS register is updated and the IDXCMD command is cleared.

Writing a zero to this field has no effect.

Writing a valid value to this field will clear the pending command.

Table 29-9. Ramp Index Command

IDXCMD[1:0]	Name	Description
0x0	DISABLE	Command disabled: IDX toggles between cycles A and B



IDXCMD[1:0]	Name	Description
0x1	SET	Set IDX: cycle B will be forced in the next cycle
0x2	CLEAR	Clear IDX: cycle A will be forced in next cycle
0x3	HOLD	Hold IDX: the next cycle will be the same as the current cycle.

Bit 2 – ONESHOT: One-Shot

This bit controls one-shot operation of the TCC. When one-shot operation is enabled, the TCC will stop counting on the next overflow/underflow condition or on a stop command.

0: The TCC will update the counter value on overflow/underflow condition and continues operation.

1: The TCC will stop counting on the next underflow/overflow condition.

Writing a zero to this bit has no effect

Writing a one to this bit will disable the one-shot operation.

Bit 1 – LUPD: Lock Update

This bit controls the update operation of the TCC buffered registers. When this bit is set, no update of the buffered registers is performed, even though an UPDATE condition has occurred. Locking the update ensures that all buffers registers are valid before an update is performed.

This bit has no effect when input capture operation is enabled.

1: The CCBx, PERB, PGVB, PGOB, and SWAPBx buffer registers value are not copied into the corresponding CCx, PER, PGV, PGO and SWAPx registers.

0: The CCBx, PERB, PGVB, PGOB, and SWAPBx buffer registers value are copied into the corresponding CCx, PER, PGV, PGO and SWAPx registers on counter update condition.

Bit 0 – DIR: Counter Direction

This bit is used to change the direction of the counter.

0: The timer/counter is counting up (incrementing).

1: The timer/counter is counting down (decrementing).

Writing a zero to this bit has no effect

Writing a one to this bit will make the counter count up.



29.8.3 Control B Set

This register allows the user to change the below mentioned functionalities without doing a read-modify-write operation. Changes in this register will also be reflected in the Control B Clear (CTRLBCLR) register.

Name: CTRLBSET

Offset: 0x05 **Reset:** 0x00

Property: Read-Synchronized, Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
		CMD[2:0]		IDXCN	MD[1:0]	ONESHOT	LUPD	DIR
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:5 – CMD[2:0]: TCC Command

These bits can be used for software control of re-triggering and stop commands of the TCC. When a command has been executed, the CMD field will be read back as zero. The commands are executed on the next prescaled GCLK_TCC clock cycle.

Writing a zero to this bit group has no effect

Writing a valid value into this bit group will set the associated command, as shown in the table below.

Table 29-10. TCC Command

CMD[2:0]	Name	Description
0x0	NONE	
0x1	RETRIGGER	
0x2	STOP	
0x3	UPDATE	
0x4	READSYNC	
0x5-0x7		Reserved

Bits 4:3 – IDXCMD[1:0]: Ramp Index Command

These bits can be used to force cycle A and cycle B changes in RAMP2 and RAMP2A operation, according to the table below. On timer/counter update condition, the command is executed, the IDX flag in STATUS register is updated and the IDXCMD command is cleared.

Writing a zero to this field has no effect.

Writing a valid value into this field will set a command.

Table 29-11. Ramp Index Command

IDXCMD[1:0]	Name	Description
0x0	DISABLE	
0x1	SET	
0x2	CLEAR	
0x3	HOLD	



Bit 2 – ONESHOT: One-Shot

This bit controls one-shot operation of the TCC. When in one-shot operation, the TCC will stop counting on the next overflow/underflow condition or a stop command.

0: The TCC will count continuously.

1: The TCC will stop counting on the next underflow/overflow condition.

Writing a zero to this bit has no effect.

Writing a one to this bit will disable the one-shot operation.

Bit 1 – LUPD: Lock update

This bit controls the update operation of the TCC buffered registers. When this bit is set, no update of the buffered registers is performed, even though an UPDATE condition has occurred. Locking the update can be used to ensure that all buffer registers are loaded with the desired values, before an update is performed. After all the buffer registers are loaded correctly, the buffered registers can be unlocked.

This bit has no effect when input capture operation is enabled.

1: The CCBx, PERB, PGVB, PGOB, and SWAPBx buffer registers value are not copied into CCx, PER, PGV, PGO and SWAPx registers.

0: The CCBx, PERB, PGVB, PGOB, and SWAPBx buffer registers value are copied into CCx, PER, PGV, PGO and SWAPx registers on timer Overflow/underflow or retrigger condition.

Bit 0 – DIR: Counter Direction

This bit is used to change the direction of the counter.

0: The timer/counter is counting up (incrementing).

1: The timer/counter is counting down (decrementing).

Writing a zero to this bit has no effect

Writing a one to this bit will make the counter count down.



29.8.4 Synchronization Busy

Name: SYNCBUSY

Offset: 0x08

Reset: 0x00000000

Property: -

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
		CCB3	CCB2	CCB1	CCB0	PERB	WAVEB	PATTB
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					CC3	CC2	CC1	CC0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	PER	WAVE	PATT	COUNT	STATUS	CTRLB	ENABLE	SWRST
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 31:23 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 22:19 – CCBx [x=3..0]: Compare Channel Buffer x Busy

This bit is cleared when the synchronization of Compare/Capture Buffer Channel x register between the clock domains is complete.

This bit is set when the synchronization of Compare/Capture Buffer Channel x register between clock domains is started.

CCBx bit is available only for existing Compare/Capture Channels. For details on CC channels number, refer to each TCC feature list.

Bit 18 – PERB: Period Buffer Busy

This bit is cleared when the synchronization of PERB register between the clock domains is complete.

This bit is set when the synchronization of PERB register between clock domains is started.

Bit 17 – WAVEB: Wave Buffer Busy

This bit is cleared when the synchronization of WAVEB register between the clock domains is complete.

This bit is set when the synchronization of WAVEB register between clock domains is started.



Bit 16 – PATTB: Pattern Buffer Busy

This bit is cleared when the synchronization of PATTB register between the clock domains is complete.

This bit is set when the synchronization of PATTB register between clock domains is started.

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:8 – CCx [x=3..0]: Compare Channel Buffer x Busy

This bit is cleared when the synchronization of Compare/Capture Channel x register between the clock domains is complete.

This bit is set when the synchronization of Compare/Capture Channel x register between clock domains is started. CCx bit is available only for existing Compare/Capture Channels. For details on CC channels number, refer to each TCC feature list.

This bit is set when the synchronization of CCx register between clock domains is started.

Bit 7 – PER: Period busy

This bit is cleared when the synchronization of PER register between the clock domains is complete.

This bit is set when the synchronization of PER register between clock domains is started.

Bit 6 – WAVE: Wave Busy

This bit is cleared when the synchronization of WAVE register between the clock domains is complete.

This bit is set when the synchronization of WAVE register between clock domains is started.

Bit 5 – PATT: Pattern Busy

This bit is cleared when the synchronization of PATT register between the clock domains is complete.

This bit is set when the synchronization of PATT register between clock domains is started.

Bit 4 – COUNT: Count Busy

This bit is cleared when the synchronization of COUNT register between the clock domains is complete.

This bit is set when the synchronization of COUNT register between clock domains is started.

Bit 3 – STATUS: Status Busy

This bit is cleared when the synchronization of STATUS register between the clock domains is complete.

This bit is set when the synchronization of STATUS register between clock domains is started.

Bit 2 – CTRLB: Ctrlb Busy

This bit is cleared when the synchronization of CTRLB register between the clock domains is complete.

This bit is set when the synchronization of CTRLB register between clock domains is started.

Bit 1 – ENABLE: Enable Busy

This bit is cleared when the synchronization of ENABLE register bit between the clock domains is complete.

This bit is set when the synchronization of ENABLE register bit between clock domains is started.

Bit 0 – SWRST: Swrst Busy

This bit is cleared when the synchronization of SWRST register bit between the clock domains is complete.

This bit is set when the synchronization of SWRST register bit between clock domains is started.



29.8.5 Recoverable FaultA Configuration

Name: FCTRLA
Offset: 0x0C

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24
						FILTER\	/AL[3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				BLANK	VAL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
			CAPTURE[2:0]		CHSE	EL[1:0]	HAL	Γ[1:0]
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RESTART	BLAN	K[1:0]	QUAL	KEEP		SRC	[1:0]
Access	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – FILTERVAL[3:0]: FaultA Filter Value

These bits define the filter value applied on MCEx (x=0,1) event input line. The value must be set to zero when MCEx event is used as synchronous event.

Bits 23:16 – BLANKVAL[7:0]: FaultA Blanking Time

These bits are used to ignore potential glitches after selectable waveform edge is detected. The edge selection is available in BLANK bits (FCTRLn.BLANK). When enabled, the fault input source is internally disabled during BLANKVAL* prescaled GCLK_TCC periods after the detection of the waveform edge.

This bit enable a 64 prescalar factor on BLANKVAL value.

0: Blank time is BLANKVAL* prescaled GCLK_TCC.

1: Blank time is BLANKVAL* 64 * prescaled GCLK TCC.

Bit 15 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



Bits 14:12 – CAPTURE[2:0]: FaultA Capture Action

These bits select the capture and Fault n interrupt/event conditions, as defined in the table below.

Table 29-12. FaultA Capture Action

CAPTURE[2:0]	Name	Description
0x0	DISABLE	
0x1	CAPT	
0x2	CAPTMIN	
0x3	CAPTMAX	
0x4	LOCMIN	
0x5	LOCMAX	
0x6	DERIV0	
0x7		Reserved

Bits 11:10 – CHSEL[1:0]: FaultA Capture Channel

These bits select the channel for capture operation triggered by recoverable Fault n, as defined in the table below.

Table 29-13. FaultA Capture Channel

CHSEL[1:0]	Name	Description
0x0	CC0	
0x1	CC1	
0x2	CC2	
0x3	CC3	

Bits 9:8 – HALT[1:0]: FaultA Halt Mode

These bits select the halt action for recoverable Fault n as defined in the table below.

Table 29-14. FaultA Halt Mode

HALT[1:0]	Name	Description
0x0	DISABLE	
0x1	HW	
0x2	SW	
0x3	NR	

Bit 7 – RESTART: FaultA Restart

Setting this bit enables restart action for Fault n.

- 0: Fault n restart action is disabled.
- 1: Fault n restart action is enabled.

Bits 6:5 – BLANK[1:0]: FaultA Blanking Mode

These bits, select the blanking start point for recoverable Fault n as defined in the table below.



Table 29-15. FaultA Blanking Mode

BLANK[1:0]	Name	Description
0x0	DISABLE	
0x1	RISE	
0x2	FALL	
0x3	вотн	

Bit 4 – QUAL: FaultA Qualification

Setting this bit, enables the recoverable Fault n input qualification.

- 0: The recoverable Fault n input is not disabled on CMPx value condition.
- 1: The recoverable Fault n input is disabled when output signal is at inactive level (CMPx == 0).

• Bit 3 – KEEP: FaultA Keeper

Setting this bit enables the Fault n keep action.

- 0: The Fault n state is released as soon as the recoverable Fault n is released.
- 1: The Fault n state is released at the end of TCC cycle.

Bit 2 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 1:0 – SRC[1:0]: FaultA Source

These bits select the TCC event input for recoverable Fault n, as defined in the table below.

Event system channel connected to MCEx event input, must be configured to route the event asynchronously, when used as a recoverable Fault n input.

Table 29-16. FaultA Source

SRC[1:0]	Name	Description
0x0	DISABLE	
0x1	ENABLE	
0x2	INVERT	
0x3	ALTFAULT	



29.8.6 Recoverable FaultB Configuration

Name: FCTRLB
Offset: 0x10

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24
						FILTER\	/AL[3:0]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				BLANK	VAL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
			CAPTURE[2:0]		CHSEL[1:0] HALT[1:0]			Γ[1:0]
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RESTART	BLAN	K[1:0]	QUAL	KEEP		SRC	[1:0]
Access	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – FILTERVAL[3:0]: FaultB Filter Value

These bits define the filter value applied on MCEx (x=0,1) event input line. The value must be set to zero when MCEx event is used as synchronous event.

Bits 23:16 – BLANKVAL[7:0]: FaultB Blanking Time

These bits are used to ignore potential glitches after selectable waveform edge is detected. The edge selection is available in BLANK bits (FCTRLn.BLANK). When enabled, the fault input source is internally disabled during BLANKVAL* prescaled GCLK_TCC periods after the detection of the waveform edge.

This bit enable a 64 prescalar factor on BLANKVAL value.

0: Blank time is BLANKVAL* prescaled GCLK_TCC.

1: Blank time is BLANKVAL* 64 * prescaled GCLK TCC.

Bit 15 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



Bits 14:12 – CAPTURE[2:0]: FaultB Capture Action

These bits select the capture and Fault n interrupt/event conditions, as defined in table below.

Table 29-17. FaultB Capture Action

CAPTURE[2:0]	Name	Description
0x0	DISABLE	
0x1	CAPT	
0x2	CAPTMIN	
0x3	CAPTMAX	
0x4	LOCMIN	
0x5	LOCMAX	
0x6	DERIV0	
0x7		Reserved

Bits 11:10 – CHSEL[1:0]: FaultB Capture Channel

These bits select the channel for capture operation triggered by recoverable Fault n, as defined in the table below.

Table 29-18. FaultB Capture Channel

CHSEL[1:0]	Name	Description
0x0	CC0	
0x1	CC1	
0x2	CC2	
0x3	CC3	

• Bits 9:8 - HALT[1:0]: FaultB Halt Mode

These bits select the halt action for recoverable Fault n as defined in the table below.

Table 29-19. FaultB Halt Mode

HALT[1:0]	Name	Description
0x0	DISABLE	
0x1	HW	
0x2	SW	
0x3	NR	

• Bit 7 – RESTART: FaultB Restart

Setting this bit enables restart action for Fault n.

- 0: Fault n restart action is disabled.
- 1: Fault n restart action is enabled.

Bits 6:5 – BLANK[1:0]: FaultB Blanking Mode

These bits, select the blanking start point for recoverable Fault n as defined in the table below.



Table 29-20. FaultB Blanking Mode

BLANK[1:0]	Name	Description
0x0	DISABLE	
0x1	RISE	
0x2	FALL	
0x3	вотн	

Bit 4 – QUAL: FaultB Qualification

Setting this bit, enables the recoverable Fault n input qualification.

- 0: The recoverable Fault n input is not disabled on CMPx value condition.
- 1: The recoverable Fault n input is disabled when output signal is at inactive level (CMPx == 0).

• Bit 3 – KEEP: FaultB Keeper

Setting this bit enables the Fault n keep action.

- 0: The Fault n state is released as soon as the recoverable Fault n is released.
- 1: The Fault n state is released at the end of TCC cycle.

Bit 2 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 1:0 – SRC[1:0]: FaultB Source

These bits select the TCC event input for recoverable Fault n, as defined in the table below.

Event system channel connected to MCEx event input, must be configured to route the event asynchronously, when used as a recoverable Fault n input.

Table 29-21. FaultB Source

SRC[1:0]	Name	Description
0x0	DISABLE	
0x1	ENABLE	
0x2	INVERT	
0x3	ALTFAULT	



29.8.7 Waveform Extension Configuration

Name: WEXCTRL

Offset: 0x14

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24
		DTHS[7:0]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				DTL	S[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					DTIEN3	DTIEN2	DTIEN1	DTIEN0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
							OTM	X[1:0]
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:24 – DTHS[7:0]: Dead-time High Side Outputs Value

This register holds the number of GCLK_TCC clock cycles for the dead-time high side.

Bits 23:16 – DTLS[7:0]: Dead-time Low Side Outputs Value

This register holds the number of GCLK_TCC clock cycles for the dead-time low side.

• Bits 15:12 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:8 – DTIENx [x=3..0]: Dead-time Insertion Generator x Enable

Setting any of these bits enables the dead-time insertion generator for the corresponding output matrix. This will override the output matrix [x] and [x+WO_NUM/2], with the low side and high side waveform respectively.

0: No dead-time insertion override.

1: Dead time insertion override on signal outputs[x] and [x+WO_NUM/2], from matrix outputs[x] signal.

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



• Bits 1:0 – OTMX[1:0]: Output Matrix

These bits define the matrix routing of the TCC waveform generation outputs to the port pins, according to Table 29-2.



29.8.8 Driver Configuration

Name: DRVCTRL

Offset: 0x18

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24
		FILTER\	/AL1[3:0]		FILTERVAL0[3:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	INVEN7	INVEN6	INVEN5	INVEN4	INVEN3	INVEN2	INVEN1	INVEN0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	NRV7	NRV6	NRV5	NRV4	NRV3	NRV2	NRV1	NRV0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	NRE7	NRE6	NRE5	NRE4	NRE3	NRE2	NRE1	NRE0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – FILTERVAL1[3:0]: Non-Recoverable Fault Input 1 Filter Value

These bits define the filter value applied on TCEx event input line. This value must be 0 when TCEx event input line is configured as asynchronous event.

Bits 27:24 – FILTERVAL0[3:0]: Non-Recoverable Fault Input 0 Filter Value

These bits define the filter value applied on TCEx event input line. This value must be 0 when TCEx event input line is configured as asynchronous event.

Bits 23:16 – INVENx [x=7..0]: Output Waveform x Inversion

These bits are used to select inversion on the output of channel x.

Writing a one to INVENx inverts output from WO[x].

Writing a zero to INVENx disables inversion of output from WO[x].

These bits define the value of the enabled override outputs, under non-recoverable fault condition.

Bits 15:8 – NRVx [x=7..0]: Non-Recoverable State x Output Value

These bits define the value of the enabled override outputs, under non-recoverable fault condition.

Bits 7:0 – NREx [x=7..0]: Non-Recoverable State x Output Enable

These bits enable the override of individual outputs by NRVx value, under non-recoverable fault condition.



- 0: Non-recoverable fault tri-state the output.
- 1: Non-recoverable faults set the output to NRVx level.



29.8.9 Debug Control

Name: DBGCTRL

Offset: 0x1E **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
						FDDBD		DBGRUN	
Access	R	R	R	R	R	R/W	R	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – FDDBD: Fault Detection on Debug Break Detection

This bit is not affected by software reset and should not be changed by software while the TCC is enabled.

By default this bit is zero, the on-chip debug (OCD) fault protection is enabled. OCD break request from the OCD system will trigger non-recoverable fault. When this bit is set, OCD fault protection is disabled and OCD break request will not trigger a fault.

0: No faults are generated when TCC is halted in debug mode.

1: A non recoverable fault is generated and DFS flag is set when TCC is halted in debug mode.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 0 – DBGRUN: Debug Running Mode

This bit is not affected by software reset and should not be changed by software while the TCC is enabled.

0: The TCC is halted when the device is halted in debug mode.

1: The TCC continues normal operation when the device is halted in debug mode.



29.8.10 Event Control

Name: EVCTRL Offset: 0x20

Reset: 0x00000000

Property: Enable-Protected, Write-Protected

Bit	31	30	29	28	27	26	25	24
					MCEO3	MCEO2	MCEO1	MCEO0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					MCEI3	MCEI2	MCEI1	MCEI0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	TCEI1	TCEI0	TCINV1	TCINV0		CNTEO	TRGEO	OVFEO
Access	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CNTSEL[1:0]			EVACT1[2:0]			EVACT0[2:0]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – MCEOx [x=3..0]: Match or Capture Channel x Event Output Enable

These bits control if the Match/capture event on channel x is enabled and will be generated for every match or capture.

- 0: Match/capture x event is disabled and will not be generated.
- 1: Match/capture x event is enabled and will be generated for every compare/capture on channel x.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 19:16 - MCEIx [x=3..0]: Match or Capture Channel x Event Input Enable

These bits indicate if the Match/capture x incoming event is enabled

These bits are used to enable match or capture input events to the CCx channel of TCC.

- 0: Incoming events are disabled.
- 1: Incoming events are enabled.



• Bits 15:14 - TCEIx [x=1..0]: Timer/counter Event x Input Enable

This bit is used to enable input event x to the TCC.

0: Incoming event x is disabled.

1: Incoming event x is enabled.

Bits 13:12 – TCINVx [x=1..0]: Inverted Event x Input Enable

This bit inverts the event x input.

0: Input event source x is not inverted.

1: Input event source x is inverted.

Bit 11 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 10 – CNTEO: Timer/counter Output Event Enable

This bit is used to enable the counter cycle event. When enabled, an event will be generated on begin or end of counter cycle depending of CNTSEL[1:0] settings.

0: Counter cycle output event is disabled and will not be generated.

1: Counter cycle output event is enabled and will be generated depend of CNTSEL[1:0] value.

Bit 9 – TRGEO: Retrigger Output Event Enable

This bit is used to enable the counter retrigger event. When enabled, an event will be generated when the counter retriggers operation.

0: Counter retrigger event is disabled and will not be generated.

1: Counter retrigger event is enabled and will be generated for every counter retrigger.

Bit 8 – OVFEO: Overflow/Underflow Output Event Enable

This bit is used to enable the overflow/underflow event. When enabled, an event will be generated when the counter reaches the TOP or the ZERO value.

0: Overflow/underflow counter event is disabled and will not be generated.

1: Overflow/underflow counter event is enabled and will be generated for every counter overflow/underflow.

Bits 7:6 – CNTSEL[1:0]: Timer/counter Output Event Mode

These bits define on which part of the counter cycle the counter event output is generated.

Table 29-22. Timer/counter Output Event Mode

CNTSEL[1:0]	Name	Description
0x0	START	An interrupt/event is generated when a new counter cycle starts
0x1	END	An interrupt/event is generated when a counter cycle ends
0x2	BETWEEN	An interrupt/event is generated when a counter cycle ends, except for the first and last cycles.
0x3	BOUNDARY	An interrupt/event is generated when a new counter cycle starts or a counter cycle ends

Bits 5:3 – EVACT1[2:0]: Timer/counter Input Event1 Action

These bits define the action the TCC will perform on TCCx EV1 event input, as shown in the table below.



Table 29-23. Timer/counter Input Event1 Action

EVACT1[2:0]	Name	Description
0x0	OFF	Event action disabled.
0x1	RETRIGGER	Re-trigger TC on event
0x2	DIR	Direction control
0x3	STOP	Stop TC on event
0x4	DEC	Decrement TC on event
0x5	PPW	Period captured into CC0 Pulse Width on CC1
0x6	PWP	Period captured into CC1 Pulse Width on CC0
0x7	FAULT	Non-recoverable Fault

• Bits 2:0 – EVACT0[2:0]: Timer/counter Input Event0 Action

These bits define the action the TCC will perform on TCCx EV0 event input 0, as shown in the table below.

Table 29-24. Timer/counter Input Event0 Action

EVACT0[2:0]	Name	Description
0x0	OFF	Event action disabled.
0x1	RETRIGGER	Start restart or re-trigger TC on event
0x2	COUNTEV	Count on event. Increment or decrement depending on count direction.
0x3	START	Count on event.Start counting on the event rising edge. Further events will not restart the counter; it keeps on counting using prescaled GCLK_TCCx, until it reaches TOP or Zero depending on the direction.
0x4	INC	Increment TC on EVENT. Increment the counter on event, irrespective of count direction
0x5	COUNT	Count on active state of asynchronous event
0x6		Reserved
0x7	FAULT	Non-recoverable Fault



29.8.11 Interrupt Enable Clear

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.

Name: INTENCLR

Offset: 0x24

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					MC3	MC2	MC1	MC0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	FAULT1	FAULT0	FAULTB	FAULTA	DFS			
Access	R/W	R/W	R/W	R/W	R/W	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					ERR	CNT	TRG	OVF
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:20 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – MCx [x=3..0]: Match or Capture Channel x Interrupt Enable

0: The Match or Capture Channel x interrupt is disabled.

1: The Match or Capture Channel x interrupt is enabled.

Writing a zero to MCx has no effect.

Writing a one to MCx will clear the corresponding Match or Capture Channel x Interrupt Disable/Enable bit, which disables the Match or Capture Channel x interrupt.

Bit 15 – FAULT1: Non-Recoverable Fault 1 Interrupt Enable

0: The Non-Recoverable Fault \boldsymbol{x} interrupt is disabled.

1: The Non-Recoverable Fault x interrupt is enabled.

Writing a zero to this bit has no effect.



Writing a one to this bit will clear the Non-Recoverable Fault x Interrupt Disable/Enable bit, which disables the Non-Recoverable Fault x interrupt.

Bit 14 – FAULT0: Non-Recoverable Fault 0 Interrupt Enable

0: The Non-Recoverable Fault x interrupt is disabled.

1: The Non-Recoverable Fault x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Non-Recoverable Fault x Interrupt Disable/Enable bit, which disables the Non-Recoverable Fault x interrupt.

Bit 13 – FAULTB: Recoverable FaultB Interrupt Enable

0: The Recoverable Fault n interrupt is disabled.

1: The Recoverable Fault n interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Recoverable FaultB Interrupt Disable/Enable bit, which disables the Recoverable Fault n interrupt.

Bit 12 – FAULTA: Recoverable FaultA Interrupt Enable

0: The Recoverable Fault n interrupt is disabled.

1: The Recoverable Fault n interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Recoverable FaultB Interrupt Disable/Enable bit, which disables the Recoverable Fault n interrupt.

Bit 11 – DFS: Non-recoverable Debug Fault Interrupt Enable

0: The Debug Fault State interrupt is disabled.

1: The Debug Fault State interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Debug Fault State Interrupt Disable/Enable bit, which disables the Debug Fault State interrupt.

Bits 10:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – ERR: Error Interrupt Enable

0: The Error interrupt is disabled.

1: The Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Error Interrupt Disable/Enable bit, which disables the error interrupt.

Bit 2 – CNT: Counter Interrupt Enable

0: The Counter interrupt is disabled.

1: The Counter interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Counter Interrupt Disable/Enable bit, which disables the Counter interrupt.

Bit 1 – TRG: Retrigger Interrupt Enable

0: The Retrigger interrupt is disabled.

1: The Retrigger interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Retrigger Interrupt Disable/Enable bit, which disables the Retrigger interrupt.



• Bit 0 – OVF: Overflow Interrupt Enable

0: The Overflow interrupt is disabled.

1: The Overflow interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overflow Interrupt Disable/Enable bit, which disables the Overflow interrupt.



29.8.12 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x28

Reset: 0x00000000 **Property:** Write-Protected

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					MC3	MC2	MC1	MC0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	FAULT1	FAULT0	FAULTB	FAULTA	DFS			
Access	R/W	R/W	R/W	R/W	R/W	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					ERR	CNT	TRG	OVF
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:20 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – MCx [x=3..0]: Match or Capture Channel x Interrupt Enable

0: The Match or Capture Channel x interrupt is disabled.

1: The Match or Capture Channel x interrupt is enabled.

Writing a zero to MCx has no effect.

Writing a one to MCx will set the corresponding Match or Capture Channel x Interrupt Disable/Enable bit, which enables the Match or Capture Channel x interrupt.

• Bit 15 – FAULT1: Non-Recoverable Fault 1 Interrupt Enabl

0: The Non-Recoverable Fault \boldsymbol{x} interrupt is disabled.

1: The Non-Recoverable Fault x interrupt is enabled.

Writing a zero to this bit has no effect.



Writing a one to this bit will set the Non-Recoverable Fault x Interrupt Disable/Enable bit, which enables the Non-Recoverable Fault x interrupt.

Bit 14 – FAULT0: Non-Recoverable Fault 0 Interrupt Enable

0: The Non-Recoverable Fault x interrupt is disabled.

1: The Non-Recoverable Fault x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Non-Recoverable Fault x Interrupt Disable/Enable bit, which enables the Non-Recoverable Fault x interrupt.

Bit 13 – FAULTB: Recoverable FaultB Interrupt Enable

0: The Recoverable Fault n interrupt is disabled.

1: The Recoverable Fault n interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Recoverable Fault n Interrupt Disable/Enable bit, which enables the Recoverable Fault n interrupt.

Bit 12 – FAULTA: Recoverable FaultA Interrupt Enable

0: The Recoverable Fault n interrupt is disabled.

1: The Recoverable Fault n interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Recoverable Fault n Interrupt Disable/Enable bit, which enables the Recoverable Fault n interrupt.

Bit 11 – DFS: Non-Recoverable Debug Fault Interrupt Enable

0: The Debug Fault State interrupt is disabled.

1: The Debug Fault State interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Debug Fault State Interrupt Disable/Enable bit, which enables the Debug Fault State interrupt.

Bits 10:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – ERR: Error Interrupt Enable

0: The Error interrupt is disabled.

1: The Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Error Interrupt Disable/Enable bit, which enables the error interrupt.

Bit 2 – CNT: Counter Interrupt Enable

0: The Counter interrupt is disabled.

1: The Counter interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Retrigger Interrupt Disable/Enable bit, which enables the Counter interrupt.

Bit 1 – TRG: Retrigger Interrupt Enable

0: The Retrigger interrupt is disabled.

1: The Retrigger interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Retrigger Interrupt Disable/Enable bit, which enables the Retrigger interrupt.



Bit 0 – OVF: Overflow Interrupt Enable

0: The Overflow interrupt is disabled.

1: The Overflow interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overflow Interrupt Disable/Enable bit, which enables the Overflow interrupt.



29.8.13 Interrupt Flag Status and Clear

Name: INTFLAG

Reset: 0x00000000

0x2C

Property: -

Offset:

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					MC3	MC2	MC1	MC0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	FAULT1	FAULT0	FAULTB	FAULTA	DFS			
Access	R/W	R/W	R/W	R/W	R/W	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					ERR	CNT	TRG	OVF
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – MCx [x=3..0]: Match or Capture x

This flag is set on the next CLK_TCC_COUNT cycle after a match with the compare condition or once CCx register contain a valid capture value.

Writing a zero to one of these bits has no effect.

Writing a one to one of these bits will clear the corresponding Match or Capture Channel x interrupt flag In Capture operation, this flag is automatically cleared when CCx register is read.

Bit 15 – FAULT1: Non-Recoverable Fault 1

This flag is set on the next CLK_TCC_COUNT cycle after a Non-Recoverable Fault x occurs.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Non-Recoverable Fault x interrupt flag.

Bit 14 – FAULT0: Non-Recoverable Fault 0

This flag is set on the next CLK_TCC_COUNT cycle after a Non-Recoverable Fault x occurs. Writing a zero to this bit has no effect.



Writing a one to this bit clears the Non-Recoverable Fault x interrupt flag.

Bit 13 – FAULTB: Recoverable FaultB

This flag is set on the next CLK_TCC_COUNT cycle after a Recoverable Fault n occurs.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Recoverable Fault n interrupt flag.

Bit 12 – FAULTA: Recoverable FaultA

This flag is set on the next CLK_TCC_COUNT cycle after a Recoverable Fault n occurs.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Recoverable Fault n interrupt flag.

• Bit 11 - DFS: Non-Recoverable Debug Fault

This flag is set on the next CLK_TCC_COUNT cycle after an Debug Fault State occurs.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Debug Fault State interrupt flag.

Bits 10:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – ERR: Error

This flag is set if a new capture occurs on a channel when the corresponding Match or Capture Channel x interrupt flag is one. In which case there is nowhere to store the new capture.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the error interrupt flag.

Bit 2 – CNT: Counter

This flag is set on the next CLK_TCC_COUNT cycle after a counter event occurs.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the CNT interrupt flag.

Bit 1 – TRG: Retrigger

This flag is set on the next CLK_TCC_COUNT cycle after a counter retrigger occurs.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the retrigger interrupt flag.

Bit 0 – OVF: Overflow

This flag is set on the next CLK_TCC_COUNT cycle after an overflow condition occurs.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Overflow interrupt flag.



29.8.14 Status

Name: STATUS
Offset: 0x30

Reset: 0x00000001

Property: -

Bit	31	30	29	28	27	26	25	24
					CMP3	CMP2	CMP1	CMP0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					CCBV3	CCBV2	CCBV1	CCBV0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	FAULT1	FAULT0	FAULTB	FAULTA	FAULT1IN	FAULT0IN	FAULTBIN	FAULTAIN
Access	R/W	R/W	R/W	R/W	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	PERBV	WAVEBV	PATTBV		DFS		IDX	STOP
Access	R/W	R/W	R/W	R	R/W	R	R	R
Reset	0	0	0	0	0	0	0	1

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – CMPx [x=3..0]: Compare Channel x Value

This bit reflects the channel x output compare value.

0: Channel compare output value is 0.

1: Channel compare output value is 1.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 19:16 - CCBVx [x=3..0]: Compare Channel x Buffer Valid

For a compare channel, the bit is set when a new value is written to the corresponding CCBx register. The bit is cleared by writing a one to the corresponding location or automatically cleared on an UPDATE condition.

For a capture channel, the bit is set when a valid capture value is stored in the CCBx register. The bit is automatically cleared when the CCx register is read.



Bit 15 – FAULT1: Non-Recoverable Fault 1 State

This bit is set by hardware as soon as non-recoverable Fault x condition occurs.

This bit is cleared by writing a one to this bit and when the corresponding FAULTXIN status bit is low.

Once this bit is clear, the timer/counter will restart from the last COUNT value. To restart the timer/counter from BOTTOM, the timer/counter restart command must be executed before clearing the corresponding FAULTx bit. For further details on timer/counter commands, refer to available commands description (CTRLBSET.CMD).

Bit 14 – FAULT0: Non-Recoverable Fault 0 State

This bit is set by hardware as soon as non-recoverable Fault x condition occurs.

This bit is cleared by writing a one to this bit and when the corresponding FAULTXIN status bit is low.

Once this bit is clear, the timer/counter will restart from the last COUNT value. To restart the timer/counter from BOTTOM, the timer/counter restart command must be executed before clearing the corresponding FAULTx bit. For further details on timer/counter commands, refer to available commands description (CTRLBSET.CMD).

Bit 13 – FAULTB: Recoverable FaultB State

This bit is set by hardware as soon as recoverable Fault n condition occurs.

This bit is cleared by hardware when Fault n action is resumed, or by writing a one to this bit when the corresponding FAULTnIN bit is low. If software halt command is enabled (FAULTn.HALT=SW), clearing this bit release the timer/counter.

Bit 12 – FAULTA: Recoverable FaultA State

This bit is set by hardware as soon as recoverable Fault n condition occurs.

This bit is cleared by hardware when Fault n action is resumed, or by writing a one to this bit when the corresponding FAULTnIN bit is low. If software halt command is enabled (FAULTn.HALT=SW), clearing this bit release the timer/counter.

Bit 11 – FAULT1IN: Non-Recoverable Fault1 Input

This bit is set while an active Non-Recoverable Fault x input is present.

Bit 10 – FAULT0IN: Non-Recoverable Fault0 Input

This bit is set while an active Non-Recoverable Fault x input is present.

Bit 9 – FAULTBIN: Recoverable FaultB Input

This bit is set while an active Recoverable Fault n input is present.

Bit 8 – FAULTAIN: Recoverable FaultA Input

This bit is set while an active Recoverable Fault n input is present.

Bit 7 – PERBV: Period Buffer Valid

This bit is set when a new value is written to the PERB register. This bit is automatically cleared by hardware on UPDATE condition or by writing a one to this bit.

Bit 6 – WAVEBV: Wave Buffer Valid

This bit is set when a new value is written to the WAVEB register. This bit is automatically cleared by hardware on UPDATE condition or by writing a one to this bit.

Bit 5 – PATTBV: Pattern Buffer Valid

This bit is set when a new value is written to the PATTB register. This bit is automatically cleared by hardware on UPDATE condition or by writing a one to this bit.

Bit 4 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



Bit 3 – DFS: Non-Recoverable Debug Fault State

This bit is set by hardware in debug mode when DBGCTRL.FDDBD bit is set. The bit is cleared by writing a one to this bit and when the TCC is not in debug mode.

When the bit is set, the counter is halted and the waveforms state depend on DRVCTRL.NRE and DRVCTRL.NRV registers.

Bit 2 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 1 – IDX: Ramp

In RAMP2 and RAMP2A operation, the bit is cleared during the cycle A and set during the cycle B. In RAMP1 operation, the bit is always read zero. For details on ramp operations, refer to "Ramp Operations" on page 644.

Bit 0 – STOP: Stop

This bit is set when the TCC is disabled, on a STOP command or on an UPDATE condition when One-Shot operation mode is enabled (CTRLBSET.ONESHOT = 1).

This bit is clear on the next incoming counter increment or decrement.

- 0: Counter is running.
- 1: Counter is stopped.



29.8.15 Count

Name: COUNT Offset: 0x34

Reset: 0x00000000

Property: Read-Synchronized, Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24		
Access	R	R	R	R	R	R	R	R		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
	COUNT[23:16]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8		
				COUN	T[15:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
	COUNT[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0		

• Bits 31:24 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 23:0 - COUNT[23:0]: Count Value

These bits hold the value of the counter register.

The number of bits in this field corresponds to the size of the counter.



29.8.16 Pattern

 Name:
 PATT

 Offset:
 0x38

 Reset:
 0x0000

Property: Read-Synchronized, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
	PGV7	PGV6	PGV5	PGV4	PGV3	PGV2	PGV1	PGV0
Access	R/W							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	PGE7	PGE6	PGE5	PGE4	PGE3	PGE2	PGE1	PGE0
Access	R/W							
Reset	0	0	0	0	0	0	0	0

- Bits 15:8 PGVx [x=7..0]: Pattern Generator x Output Value
 This register holds the values of pattern for each waveform output.
- Bits 7:0 PGEx [x=7..0]: Pattern Generator x Output Enable

 This register holds the enables of pattern generation for each waveform output. A bit position at one, overrides the corresponding SWAP output with the corresponding PGVx value.



29.8.17 Waveform Control

Name: WAVE Offset: 0x3C

Reset: 0x00000000

Property: Read-Synchronized, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
					SWAP3	SWAP2	SWAP1	SWAP0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					POL3	POL2	POL1	POL0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					CICCEN3	CICCEN2	CICCEN1	CICCEN0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CIPEREN		RAMI	RAMP[1:0]			WAVEGEN[2:0]	
Access	R/W	R	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 27:24 – SWAPx [x=3..0]: Swap DTI Output Pair x

Setting these bits enables output swap of DTI outputs [x] and [x+WO_NUM/2]. Note the DTIxEN settings will not affect the swap operation.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 19:16 - POLx [x=3..0]: Channel x Polarity

Setting these bits enable the output polarity in single-slope and dual-slope PWM operations.

In single-slope PWM waveform generation:

- 0: Compare output is initialized to ~DIR and set to DIR when TCC counter matches CCx value
- 1: Compare output is initialized to DIR and set to \sim DIR when TCC counter matches CCx value.

In dual-slope PWM waveform generation:

0: Compare output is set to ~DIR when TCC counter matches CCx value



1: Compare output is set to DIR when TCC counter matches CCx value.

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 11:8 – CICCENx [x=3..0]: Circular Channel x Enable

Setting these bits enable the compare circular buffer option on channel. When the bit is set, CCx register value is copied-back into the CCx register on UPDATE condition.

Bit 7 – CIPEREN: Circular period Enable

Setting these bits enable the period circular buffer option. When the bit field is set, the PER register value is copied-back into the PERB register on UPDATE condition.

Bit 6 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 5:4 – RAMP[1:0]: Ramp Mode

These bits select Ramp operation (RAMP), as shown in the table below. These bits are not synchronized.

Table 29-25. Ramp Mode

RAMP[1:0]	Name	Description
0x0	RAMP1	
0x1	RAMP2A	
0x2	RAMP2	
0x3		Reserved

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 2:0 – WAVEGEN[2:0]: Waveform Generation

These bits select the waveform generation operation, as shown in the table below. The settings impact the top value and select the frequency/PWM mode. These bits are not synchronized.

Table 29-26. Waveform Generation

WAVEGEN[2:0]	Name	Description
0x0	NFRQ	
0x1	MFRQ	
0x2	NPWM	
0x3		Reserved
0x4	DSCRITICAL	
0x5	DSBOTTOM	
0x6	DSBOTH	
0x7	DSTOP	



29.8.18 Period

Name: PER Offset: 0x40

Reset: 0xFFFFFFF

Property: Read-Synchronized, Write-Synchronized

Bit	31	30	29	28	27	26	25	24		
Access	R	R	R	R	R	R	R	R		
Reset	0	0	0	0	0	0	0	0		
Bit	23	22	21	20	19	18	17	16		
	PER[23:16]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1		
Bit	15	14	13	12	11	10	9	8		
				PER[[15:8]					
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1		
Bit	7	6	5	4	3	2	1	0		
	PER[7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1		

• Bits 31:24 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 23:0 - PER[23:0]: Period Value

These bits hold the value of the period buffer register. The value is copied to PER register on UPDATE condition. The number of bits in this field corresponds to the size of the counter.



29.8.19 Compare and Capture

Name: CCn

Offset: 0x44+n*0x4 [n=0..3]

Reset: 0x00000000

Property: Read-Synchronized, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				CC[2	3:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	CC[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				CCI	7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:24 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 23:0 - CC[23:0]: Compare and Capture value

These bits hold the value of the Channel x compare/capture register.

The number of bits in this field corresponds to the size of the counter.



29.8.20 Pattern Buffer

 Name:
 PATTB

 Offset:
 0x64

 Reset:
 0x0000

Property: Read-Synchronized, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
	PGVB7	PGVB6	PGVB5	PGVB4	PGVB3	PGVB2	PGVB1	PGVB0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
DIL	,	0	<u> </u>		3	2	ı	0
	PGEB7	PGEB6	PGEB5	PGEB4	PGEB3	PGEB2	PGEB1	PGEB0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 15:8 – PGVBx [x=7..0]: Pattern Generator x Output Enable

This field is the buffer for the PGV bits. If double buffering is used, valid content in this field is copied to the PGV bits on an UPDATE condition.

• Bits 7:0 – PGEBx [x=7..0]: Pattern Generator x Output Enable Buffer

This field is the buffer of the PGE bits. If double buffering is used, valid content in this field is copied into the PGE field at an UPDATE condition.



29.8.21 Waveform Control Buffer

Name: WAVEB
Offset: 0x68

Reset: 0x00000000

Property: Read-Synchronized, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
					SWAPB3	SWAPB2	SWAPB1	SWAPB0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					POLB3	POLB2	POLB1	POLB0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
					CICCENB3	CICCENB2	CICCENB1	CICCENB0
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	CIPERENB		RAMP	PB[1:0]			WAVEGENB[2:0]	
Access	R/W	R	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – SWAPBx [x=3..0]: Swap DTI Output Pair x Buffer

These register bits are the buffer bits for the SWAP register bits. If double buffering is used, valid content in these bits are copied to the corresponding SWAPx bits on an UPDATE condition.

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 19:16 – POLBx [x=3..0]: Channel x Polarity Buffer

These register bits are the buffer bits for POLx register bits. If double buffering is used, valid content in these bits are copied to the corresponding POLx bits on an UPDATE condition.

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



• Bits 11:8 - CICCENBx [x=3..0]: Circular Channel x Enable Buffer

These register bits are the buffer bits for CICCENx register bits. If double buffering is used, valid content in these bits are copied to the corresponding CICCENx bits on a UPDATE condition.

Bit 7 – CIPERENB: Circular Period Enable Buffer

This register bit is the buffer bit for CIPEREN register bit. If double buffering is used, valid content in this bit is copied to the corresponding CIPEREN bit on a UPDATE condition.

Bit 6 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 5:4 – RAMPB[1:0]: Ramp Mode Buffer

These register bits are the buffer bits for RAMP register bits. If double buffering is used, valid content in these bits are copied to the corresponding RAMP bits on a UPDATE condition.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 2:0 – WAVEGENB[2:0]: Waveform Generation Buffer

These register bits are the buffer bits for WAVEGEN register bits. If double buffering is used, valid content in these bits are copied to the corresponding WAVEGEN bits on a UPDATE condition.

Table 29-27. Waveform Generation Buffer

WAVEGENB[2:0]	Name	Description
0x0	NFRQ	
0x1	MFRQ	
0x2	NPWM	
0x3		Reserved
0x4	DSCRITICAL	
0x5	DSBOTTOM	
0x6	DSBOTH	
0x7	DSTOP	



29.8.22 Period Buffer

Name: PERB Offset: 0x6C

Reset: 0xFFFFFFF

Property: Read-Synchronized, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				PERB	[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8
	PERB[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1
Bit	7	6	5	4	3	2	1	0
	PERB[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

• Bits 31:24 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 23:0 - PERB[23:0]: Period Value

These bits hold the value of the period register.

The number of bits in this field corresponds to the size of the counter.



29.8.23 Compare and Capture Buffer

Name: CCBn

Offset: 0x70+n*0x4 [n=0..3]

Reset: 0x00000000

Property: Read-Synchronized, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				CCB[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	CCB[15:8]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				CCB	3[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bits 31:24 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 23:0 - CCB[23:0]: Compare and Capture buffer value

These bits hold the value of the channel x compare/capture buffer register. The register serves as the buffer for the associated compare or capture registers (CCx). Accessing this register using the CPU or DMA will affect the corresponding CCBVx status bit.

The number of bits in this field corresponds to the size of the counter.



30. USB - Universal Serial Bus

30.1 Overview

The Universal Serial Bus interface (USB) module complies with the Universal Serial Bus (USB) 2.1 specification supporting both device and embedded host modes.

The USB device mode supports 8 endpoint addresses. All endpoint addresses have one input and one output endpoint, for a total of 16 endpoints. Each endpoint is fully configurable in any of the four transfer types: control, interrupt, bulk or isochronous. The USB host mode supports up to 8 pipes. The maximum data payload size is selectable up to 1023 bytes.

Internal SRAM is used to keep the configuration and data buffer for each endpoint. The memory locations used for the endpoint configurations and data buffers is fully configurable. The amount of memory allocated is dynamic according to the number of endpoints in use, and the configuration of these. The USB module has a built-in Direct Memory Access (DMA) and will read/write data from/to the system RAM when a USB transaction takes place. No CPU or DMA Controller resources are required.

To maximize throughput, an endpoint can be configured for ping-pong operation. When this is done the input and output endpoint with the same address are used in the same direction. The CPU or DMA Controller can then read/write one data buffer while the USB module writes/reads from the other buffer. This gives double buffered communication.

Multi-packet transfer enables a data payload exceeding the maximum packet size of an endpoint to be transferred as multiple packets without any software intervention. This reduces the number of interrupts and software intervention needed for USB transfers.

For low power operation the USB module can put the microcontroller in any sleep mode when the USB bus is idle and a suspend condition is given. Upon bus resume the USB module can wake the microcontroller from any sleep mode.

30.2 Features

- Compatible with the USB 2.1 specification
- USB Embedded Host and Device mode
- Supports full (12Mbit/s) and low (1.5Mbit/s) speed communication
- Supports Link Power Management (LPM-L1) protocol
- On-chip transceivers with built-in pull-ups and pull-downs
- On-Chip USB serial resistors
- 1kHz SOF clock available on external pin
- Device mode
 - Supports 8 IN endpoints and 8 OUT endpoints
 - No endpoint size limitations
 - Built-in DMA with multi-packet and dual bank for all endpoints
 - Supports feedback endpoint
 - Supports crystal less clock
- Host mode
 - Supports 8 physical pipes
 - No pipe size limitations
 - Supports multiplexed virtual pipe on one physical pipe to allow an unlimited USB tree
 - Built-in DMA with multi-packet support and dual bank for all pipes
 - Supports feedback endpoint
 - Supports the USB 2.0 Phase-locked SOFs feature



30.3 USB Block Diagram

AHB Master

USB 2.0

NVIC

USB 2.0

Core

USB 2.0

Core

System clock domain

USB clock domain

Figure 30-1. LS/FS Implementation: USB Block Diagram

30.4 Signal Description

Pin Name	Pin Description	Туре
DM	Data -: Differential Data Line - Port	Input/Output
DP	Data +: Differential Data Line + Port	Input/Output
SOF 1kHZ	SOF Output	Output

30.5 Product Dependencies

In order to use this peripheral module, other parts of the system must be configured correctly, as described below.

30.5.1 I/O Lines

The USB pins may be multiplexed with the I/O lines Controller. The user must first configure the I/O Controller to assign the USB pins to their peripheral functions.

A 1kHz SOF clock is available on external pin. The user must first configure the I/O Controller to assign the 1kHz SOF clock to the peripheral function.

30.5.2 Power Management

The USB will continue to operate in any sleep mode where the selected source clock is running. The USB's interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes. Refer to the "PM – Power Manager" on page 102 for details on the different sleep modes.



30.5.3 Clocks

The USB bus clock (CLK_USB_AHB) can be enabled and disabled in the Power Manager, and the default state of CLK_USB_AHB can be found in the Peripheral Clock Masking section in "PM – Power Manager" on page 102.

A generic clock (GCLK_USB) is required to clock the USB. This clock must be configured and enabled in the Generic Clock Controller before using the USB. Refer to "GCLK – Generic Clock Controller" on page 80 for further details.

This generic clock is asynchronous to the bus clock (CLK_USB_AHB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 86 for further details.

The USB module requires a GCLK_USB of 48 MHz \pm 0.25% clock for low speed and full speed operation. To follow the USB data rate at 12Mbit/s in full-speed mode, the CLK_USB_AHB clock should be at minimum 8MHz.

Clock recovery is achieved by a digital phase-locked loop in the USB module, which complies with the USB jitter specifications. If crystal-less operation is used in USB device mode, please refer to "USB Clock Recovery Mode" on page 142.

30.5.4 DMA

The USB has a built-in Direct Memory Access (DMA) and will read/write data from/to the system RAM when a USB transaction takes place. No CPU or DMA Controller resources are required.

30.5.5 Interrupts

The interrupt request lines are connected to the interrupt controller. Using the USB interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

30.5.6 Events

Not Applicable

30.5.7 Debug Operation

When the CPU is halted in debug mode the USB continues normal operation. If the USB is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

30.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the peripheral access controller (PAC), except the following registers:

- Device Interrupt Flag (INTFLAG) register
- Endpoint Interrupt Flag (EPINTFLAG) register
- Host Interrupt Flag (INTFLAG) register
- Pipe Interrupt Flag (PINTFLAG) register

Write-protection is denoted by the Write-Protected property in the register description.

Write-protection does not apply to accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

30.5.9 Analog Connections

Not Applicable

30.5.10 Calibration

The output drivers for the DP/DM USB line interface can be tuned with calibration values from the production test. The calibration values must be loaded from the NVM Software Calibration Area into the USB Pad Calibration register



(PADCAL) by software, before enabling the USB, to achieve the specified accuracy. Refer to "NVM Software Calibration Area Mapping" on page 21 for further details.

For details on Pad Calibration, refer to Pad Calibration register PADCAL.




30.6 Functional Description

30.6.1 USB General Operation

30.6.1.1 Initialization

After a hardware reset, the USB is disabled. The user should first enable the USB (CTRLA.ENABLE) in either device mode or host mode (CTRLA.MODE).

Figure 30-2. General States



After a hardware reset, the USB is in the idle state. In this state:

- The module is disabled. The USB Enable bit in the Control A register (CTRLA.ENABLE) is reset.
- The module clock is stopped in order to minimize power consumption.
- The USB pad is in suspend mode.
- The internal states and registers of the device and host are reset.

Before using the USB, the Pad Calibration register (PADCAL) must be loaded with production calibration values from the NVM Software Calibration Area. Refer to "NVM Software Calibration Area Mapping" on page 21 for further details.

The USB is enabled by writing a one to CTRLA.ENABLE. The USB is disabled by writing a zero to CTRLA.ENABLE.

The USB is reset by writing a one to the Software Reset bit in CTRLA (CTRLA.SWRST). All registers in the USB will be reset to their initial state, and the USB will be disabled. Refer to the CTRLA register for details.

The user can configure pads and speed before enabling the USB by writing to the Operating Mode bit in CTRLA (CTRLA.MODE) and the Speed Configuration field in the Control B register (CTRLB.SPDCONF). These values are taken into account once the USB has been enabled by writing a one to CTRLA.ENABLE.



After writing a one to CTRLA.ENABLE, the USB enters device or host mode (according to CTRLA.MODE). Please refer Figure 30-2.

The USB can be disabled at any time by writing a zero to CTRLA.ENABLE.

Refer to "USB Device Operations" on page 713 for the basic operation of the device mode.

Refer to "Host Operations" on page 724 for the basic operation of the host mode.

30.6.2 USB Device Operations

This section gives an overview of the USB module device operation during normal transactions. For more details on general USB and USB protocol, please refer to the Universal Serial Bus specification revision 2.1.

30.6.2.1 Initialization

To attach the USB device to start the USB communications from the USB host, the Detach bit in the Device Control B register (CTRLB.DETACH) should be set to zero. To detach the device from the USB host, the CTRLB.DETACH should be set to one.

After the device is attached, the host will request the USB device descriptor using the default device address zero. On successful transmission, it will send a USB reset. After that, it sends an address to be configured for the device. All further transactions will be directed to this device address. This address should be configured in the Device Address field in the Device Address register (DADD.DADD) and the Address Enable bit in DADD (DADD.ADDEN) should be set to accept the communications directed to this address. DADD.ADDEN is automatically cleared on receiving a USB reset.

30.6.2.2 Endpoint Configuration

Endpoint data can be placed anywhere in the device RAM. The USB controller accesses these endpoints directly through the AHB master (built-in DMA) with the help of the endpoint descriptors. The base address of the endpoint descriptors needs to be written in the Descriptor Address register (DESCADD) by the user. Please refer the Endpoint Descriptor structure in "Endpoint Descriptor structure" on page 768.

Before using an endpoint, the user should configure the direction and type of the endpoint in Type of Endpoint field in the Device Endpoint Configuration register (EPCFG.EPTYPE0/1). The endpoint descriptor registers should be initialized to known values before using the endpoint, so that the USB controller does not read the random values from the RAM.

The Endpoint Size field in the Packet Size register (PCKSIZE.SIZE) should be configured as per the size reported to the host for that endpoint. The Address of Data Buffer register (ADDR) should be set to the data buffer used for endpoint transfers.

The Ram Access Interrupt bit in Device Interrupt Flag register (INTFLAG.RAMACER) is set when a RAM access underflow error occurs during IN data stage or when an overflow error occurs during an OUT stage.

When an endpoint is disabled, the following registers are cleared for that endpoint:

- Device Endpoint Interrupt Enable Clear/Set (EPINTENCLR/SET) register
- Device Endpoint Interrupt Flag (EPINTFLAG) register
- Transmit Stall 0 bit in the Endpoint Status register (EPSTATUS.STALLRQ0)
- Transmit Stall 1 bit in the Endpoint Status register (EPSTATUS.STALLRQ1)

30.6.2.3 Multi-Packet Transfers

Multi-packet transfer enables a data payload exceeding the endpoint maximum transfer size to be transferred as multiple packets without software intervention. This reduces the number of interrupts and software intervention required to manage higher level USB transfers. Multi-packet transfer is identical to the IN and OUT transactions described below unless otherwise noted in this section.

The application software provides the size and address of the RAM buffer to be proceeded by the USB module for a specific endpoint, and the USB module will split the buffer in the required USB data transfers without any software intervention.



Figure 30-3. Multi Packet Overview





Figure 30-4. Multi-Packet Feature - Reduction of CPU Overhead





Transfer Complete Interrupt and data processing

30.6.2.4 USB Reset

The USB bus reset is initiated by a connected host and managed by hardware.

During USB reset the following registers are cleared:

- Device Endpoint Configuration (EPCFG) register except for Endpoint 0
- Device Frame Number (FNUM) register
- Device Address (DADD) register
- Device Endpoint Interrupt Enable Clear/Set (EPINTENCLR/SET) register
- Device Endpoint Interrupt Flag (EPINTFLAG) register
- Transmit Stall 0 bit in the Endpoint Status register (EPSTATUS.STALLRQ0)
- Transmit Stall 1 bit in the Endpoint Status register (EPSTATUS.STALLRQ1)
- Endpoint Interrupt Summary (EPINTSMRY) register
- Control B (CTRLB) register except CTRLB.DETACH and CTRLB.SPDCONF bits

At the end of the reset process, the End of Reset bit is set in the Interrupt Flag register (INTFLAG.EORST).



30.6.2.5 Start-of-Frame

When a Start-of-Frame (SOF) token is detected, the frame number from the token is stored in the Frame Number field in the Device Frame Number register (FNUM.FNUM) and the Start-of-Frame interrupt bit in the Device Interrupt Flag register (INTFLAG.SOF) is set. If there is a CRC or bit-stuff error, the Frame Number Error status flag (FNUM.FNCERR) in the FNUM register is set.

30.6.2.6 Management of SETUP Transactions

When a SETUP token is detected and the device address of the token packet does not match DADD.DADD the packet is discarded and the USB module returns to idle and waits for the next token packet.

When the address matches, the USB module checks if the endpoint is enabled in EPCFG. If the addressed endpoint is disabled, the packet is discarded and the USB module returns to idle and waits for the next token packet.

When the endpoint is enabled, the USB module then checks on the EPCFG of the addressed endpoint. If the EPCFG.EPTYPE0 is not set to control, the USB module returns to idle and waits for the next token packet.

<u>APPLICATION</u> (M1 M1 M1 M1 NΩ NO NO SETUP CTRL END IDLE BUSY SETUP BUSY **ADDRESS** (M2 M1 NO Driver software BUSY DATA STORE DATA TO RAM Device state machines The Host provides data (M1 (M2 (M1 on the bus Device provides data on NO Device write to registers Device write to sram **UPDATE STATUS REGISTERS** Bus state UPDATE STATUS TO RAM √M1` (Mn Diagram connections **ACK HANDSHAKE**

Figure 30-5. Setup Transaction Overview

When the EPCFG.EPTYPE0 matches, the USB module then fetches the Data Buffer Address (ADDR) from RAM the endpoint Data Pointer register (ADDR) and waits for a DATA0 packet. If a PID error or any other PID than DATA0 is detected, the USB module returns to idle and waits for the next token packet.

When the data PID matches and if Received Setup Complete interrupt bit in the Device Endpoint Interrupt Flag register (EPINTFLAG.RXSTP) is equal to zero, ignoring the Bank 0 Ready bit in the Device Endpoint Status register (EPSTATUS.BK0RDY), the incoming data is written to the data buffer pointed to by ADDR. If a bit-stuff error is detected in the incoming data, the USB module returns to idle and waits for the next token packet. If the number of received data bytes exceeds the endpoint's maximum data payload size as specified by the PCKSIZE.SIZE, the remainders of the received data bytes are discarded. The packet will still be checked for bit-stuff and CRC errors. Software must never report a endpoint size to the host that is greater than the value configured in PCKSIZE.SIZE. If a bit-stuff or CRC error is detected in the packet, the USB module returns to idle and waits for the next token packet.



If data is successfully received, an ACK handshake is returned to the host, and the number of received data bytes, excluding the CRC, is written to the Byte Count (PCKSIZE.BYTE_COUNT). If the number of received data bytes is the maximum data payload specified by PCKSIZE.SIZE, no CRC data is written to the data buffer. If the number of received data bytes is the maximum data payload specified by PCKSIZE.SIZE - 1, only the first CRC data is written in the data buffer. If the number of received data is equal or less than the data payload specified by PCKSIZE.SIZE - 2, both CRC data bytes are written to the data buffer.

Finally the EPSTATUS is updated. Data Toggle OUT bit (EPSTATUS.DTGLOUT), the Data Toggle IN bit (EPSTATUS.DTGLIN), the current bank bit (EPSTATUS.CURRBK) and the Bank Ready 0 bit (EPSTATUS.BK0RDY) are set. Bank Ready 1 bit (EPSTATUS.BK1RDY) and the Stall Bank 0/1 bit (EPSTATUS.STALLQR0/1) are cleared on receiving the SETUP request. The RXDTP bit is set and triggers an interrupt if the Received Setup Interrupt Enable bit is set in Endpoint Interrupt Enable Set/Clear register (EPINTENSET/CLR.RXSTP).

30.6.2.7 Management of OUT Transactions

Memory Map HOST I/O Register **USB I/O Registers** Internal RAM **BULK OUT BULK OUT BULK OUT** FPT 2 FPT 3 FPT 1 **USB Module DESCADD USB** Endpoints **Descriptor Table ENDPOINT 1 DATA** NT 3 DATA DP **USB Buffers** DM time **POINT 2 DATA**

Figure 30-6. OUT TRANSFER: DATA packet HOST to USB device

When a OUT token is detected and the device address of the token packet does not match DADD.DADD, the packet is discarded and the USB module returns to idle and waits for the next token packet.

If the address matches, the USB module checks if the endpoint number received is enabled in the EPCFG of the addressed endpoint. If the addressed endpoint is disabled, the packet is discarded and the USB module returns to idle and waits for the next token packet.

When the endpoint is enabled, the USB module then checks the Endpoint Configuration register (EPCFG) of the addressed output endpoint. If the type of the endpoint (EPCFG.EPTYPE0) is not set to OUT, the USB module returns to idle and waits for the next token packet.



APPLICATION M1 M1 NC NC NO M1 EPTYPE0: END IDI E OUT **ADDRESS** M1 M1 YES STALL STALI BUSY ISO HANDSHAKE SW Driver software NO Device state machines HW ISO DATA STORE DATA TO RAM BUSY M2 BUSY BUSY LOAD The Host provides data NO on the bus NAK SET or NAK Device provides data or -(M1 HANDSHAKE WRONG TOGGLE the bus NO M1 (M1 NO Device write to sram BIT BUSY DATA STORE DATA TO RAM BUSY CRC BUSY Device write to register LOAD Bus state UPDATE STATUS TO IO REGISTERS M2 (Mn Diagram connections UPDATE STATUS TO RAM -(M1 BUSY **ACK HANDSHAKE**

Figure 30-7. OUT Single Bank Transaction Overview

The USB module then fetches the ADDR from the addressed endpoint's descriptor, and waits for a DATA0 or DATA1 packet. If a PID error or any other PID than DATA0 or DATA1 is detected, the USB module returns to idle and waits for the next token packet.

If EPSTATUS.STALLRQ0 in EPSTATUS is set, the incoming data is discarded. If the endpoint is not isochronous, a STALL handshake is returned to the host, the Transmit Stall Bank 0 interrupt bit in EPINTFLAG (EPINTFLAG.STALL0) is set.

For isochronous endpoints, data from both a DATA0 and DATA1 packet will be accepted. For other endpoint types the PID is checked against EPSTATUS.DTGLOUT. If a PID mismatch occurs, the incoming data is discarded, and an ACK handshake is returned to the host.

If EPSTATUS.BK0RDY is set, the incoming data is discarded, the bit Transmit Fail 0 interrupt bit in EPINTFLAG (EPINTFLAG.TRFAIL0) is set. If the endpoint is not isochronous, a NAK handshake is returned to the host.

The incoming data is written to the data buffer pointed to by ADDR endpoint. If a bit-stuff error is detected in the incoming data, the USB module returns to idle and waits for the next token packet. If the number of received data bytes exceeds the maximum data payload specified as PCKSIZE.SIZE, the remainders of the received data bytes are discarded. The packet will still be checked for bit-stuff and CRC errors. If a bit-stuff or CRC error is detected in the packet, the USB module returns to idle and waits for the next token packet.

If the endpoint is isochronous and a bit-stuff or CRC error in the incoming data, the number of received data bytes, excluding CRC, is written to PCKSIZE.BYTE_COUNT. Finally the EPINTFLAG.TRFAIL0 and CRC Error bit in the Device Bank Status register (STATUS BK.CRCERR) is set for the addressed endpoint.

If data was successfully received, an ACK handshake is returned to the host if the endpoint is not isochronous, and the number of received data bytes, excluding CRC, is written to PCKSIZE.BYTE_COUNT. If the number of received data bytes is the maximum data payload specified by PCKSIZE.SIZE no CRC data bytes are written to the data buffer. If the number of received data bytes is the maximum data payload specified by PCKSIZE.SIZE minus one, only the first CRC



data byte is written to the data buffer If the number of received data is equal or less than the data payload specified by PCKSIZE.SIZE minus two, the two CRC data bytes are written in the data buffer.

Finally in EPSTATUS for the addressed output endpoint, EPSTATUS.BK0RDY is set and EPSTATUS.DTGLOUT is toggled if the endpoint is not isochronous. The flag Transmit Complete 0 interrupt bit in EPINTFLAG (EPINTFLAG.TRCPT0) is set for the addressed endpoint.

30.6.2.8 Multi-Packet Transfers for OUT Endpoint


The number of data bytes received is stored in endpoint PCKSIZE.BYTE_COUNT as for normal operation. Since PCKSIZE.BYTE_COUNT is updated after each transaction, it must be set to zero when setting up a new transfer. The total number of bytes to be received must be written to PCKSIZE.MULTI_PACKET_SIZE. This value must be a multiple of PCKSIZE.SIZE, otherwise excess data may be written to SRAM locations used by other parts of the application.

EPSTATUS.DTGLOUT management for non-isochronous packets and EPINTFLAG.BK1RDY/BK0RDY management are as for normal operation.

If a maximum payload size packet is received, PCKSIZE.BYTE_COUNT will be incremented by PCKSIZE.SIZE after the transaction has completed, and EPSTATUS.DTGLOUT will be toggled if the endpoint is not isochronous. If the updated PCKSIZE.BYTE_COUNT is equal to PCKSIZE.MULTI_PACKET_SIZE (i.e. the last transaction), EPSTATUS.BK1RDY/BK0RDY, and EPINTFLAG.TRCPT0/TRCPT1 will be set.

30.6.2.9 Management of IN Transactions

Figure 30-8. IN TRANSFER: DATA packet USB device to HOST after request from HOST



When a IN token is detected and if the device address of the token packet does not match DADD.DADD, the packet is discarded and the USB module returns to idle and waits for the next token packet.

When the address matches, the USB module checks if the endpoint received is enabled in the EPCFG of the addressed endpoint and if not the packet is discarded and the USB module returns to idle and waits for the next token packet.

When the endpoint is enabled, the USB module then checks on the EPCFG of the addressed input endpoint. If the EPCFG.EPTYPE1 is not set to IN, the USB module returns to idle and waits for the next token packet.

If EPSTATUS.STALLRQ1 in EPSTATUS is set, and the endpoint is not isochronous, a STALL handshake is returned to the host and EPINTFLAG.STALL1 is set.



If EPSTATUS.BK1RDY is cleared, the flag EPINTFLAG.TRFAIL1 is set. If the endpoint is not isochronous, a NAK handshake is returned to the host.

The data in the data buffer pointed ADDR in the addressed endpoint's descriptor is sent to the host in a DATA0 packet if the endpoint is isochronous, otherwise a DATA0 or DATA1 packet according to EPSTATUS.DTGLIN is sent. When the number of data bytes specified in endpoint PCKSIZE.BYTE_COUNT is sent, the CRC is appended and sent to the host.

For isochronous endpoints, EPSTATUS.BK1RDY is cleared and EPINTFLAG.TRCPT1 is set.

For all non-isochronous endpoints the USB module waits for an ACK handshake from the host. If an ACK handshake is not received within 16 bit times, the USB module returns to idle and waits for the next token packet. If an ACK handshake is successfully received EPSTATUS.BK1RDY is cleared, EPINTFLAG.TRCPT1 is set and EPSTATUS.DTGLIN is toggled.

M1 (M1 NO NO BUSY IN **ADDRESS** HW **APPLICATION** STALL - HW BUSY M1 BUSY NO ISO HANDSHAKE NO SW Driver software Device state machines **BKRDY SET** ISO The Host provides data NO NAK -(M1 Ì on the bus HANDSHAKE Device provides data on the bus NO FETCH DATA DATA PAY Device read/write to sram FROM RAM Device read/write to register BUSY ISO HW UPDATE STATUS REGISTERS NO Bus state (M1) UPDATE STATUS TO RAM BUSY ACK HW (Mn Diagram connections √M1`

Figure 30-9. IN Single Bank Transaction Overview

30.6.2.10 Multi-Packet Transfers for IN Endpoint

The total number of data bytes to be sent is written to PCKSIZE.BYTE_COUNT as for normal operation. The Multi-packet size register (PCKSIZE.MULTI_PACKET_SIZE) is used to store the number of bytes that are sent, and must be written to zero when setting up a new transfer.

When an IN token is received, PCKSIZE.BYTE_COUNT and PCKSIZE.MULTI_PACKET_SIZE are fetched. If PCKSIZE.BYTE_COUNT minus PCKSIZE.MULTI_PACKET_SIZE is less than the endpoint PCKSIZE.SIZE, endpoint BYTE_COUNT minus endpoint PCKSIZE.MULTI_PACKET_SIZE bytes are transmitted, otherwise PCKSIZE.SIZE number of bytes are transmitted. If endpoint PCKSIZE.BYTE_COUNT is a multiple of PCKSIZE.SIZE, the last packet sent will be zero-length if the AUTOZLP bit is set.

If a maximum payload size packet was sent (i.e. not the last transaction), MULTI_PACKET_SIZE will be incremented by the PCKSIZE.SIZE. If the endpoint is not isochronous the EPSTATUS.DTLGIN bit will be toggled when the transaction has completed. If a short packet was sent (i.e. the last transaction), MULTI_PACKET_SIZE is incremented by the data payload. EPSTATUS.BK0/1RDY will be cleared and EPINTFLAG.TRCPT0/1 will be set.




30.6.2.11 Ping-Pong Operation

When an endpoint is configured for ping-pong operation, it uses both the input and output data buffers (banks) for a given endpoint in a single direction. The direction is selected by enabling one of the IN or OUT direction in EPCFG.EPTYPE0/1 and configuring the opposite direction in EPCFG.EPTYPE1/0 as Dual Bank.

When ping-pong operation is enabled for an endpoint, the endpoint in the opposite direction must be configured as dual bank. The data buffer, data address pointer and byte counter from the enabled endpoint are used as Bank 0, while the matching registers from the disabled endpoint are used as Bank 1.

Figure 30-10.Ping-Pong Overview



The Bank Select flag in EPSTATUS.CURBK indicates which bank data will be used in the next transaction, and is updated after each transaction. According to EPSTATUS.CURBK, EPINTFLAG.TRCPT0 or EPINTFLAG.TRFAIL0 or EPINTFLAG.TRFAIL1 in EPINTFLAG and Data Buffer 0/1 ready (EPSTATUS.BK0RDY and EPSTATUS.BK1RDY) are set. The EPSTATUS.DTGLOUT and EPSTATUS.DTGLIN are updated for the enabled endpoint direction only.

30.6.2.12 Feedback Operation

A feedback endpoint can be created by configuring an endpoint with different endpoint size (PCKSIZE.SIZE) and different endpoint type (EPCFG.EPTYPE0/1) for the IN and OUT direction.

Example Configuration for Feedback Operation:

Endpoint n / IN: EPCFG.EPTYPE1 = Interrupt IN, PCKSIZE.SIZE = 64.


Endpoint n / OUT: EPCFG.EPTYPE0= Isochronous OUT, PCKSIZE.SIZE = 512.

30.6.2.13 Suspend State and Pad Behavior

Figure 30-11 illustrates the behavior of the USB pad in device mode.



Figure 30-11.Pad Behavior




In Idle state, the pad is in low power consumption mode.

In Active state, the pad is active.

Figure 30-12 illustrates the pad events leading to a PAD state change.

Figure 30-12.Pad Events



The Suspend Interrupt bit in the Device Interrupt Flag register (INTFLAG.SUSPEND) is set when a USB Suspend state has been detected on the USB bus. The USB pad is then automatically put in the Idle state. The detection of a non-idle state sets the Wake Up Interrupt bit in INTFLAG(INTFLAG.WAKEUP) and wakes the USB pad.

The pad goes to the Idle state if the USB module is disabled or if CTRLB.DETACH is written to one. It returns to the Active state when CTRLA.ENABLE is written to one and CTRLB.DETACH is written to zero.

30.6.2.14 Remote Wakeup

The remote wakeup request (also known as upstream resume) is the only request the device may send on its own initiative. This should be preceded by a DEVICE REMOTE WAKEUP request from the host.

First, the USB must have detected a "Suspend" state on the bus, i.e. the remote wakeup request can only be sent after INTFLAG.SUSPEND has been set.

The user may then write a one to the Remote Wakeup bit in CTRLB(CTRLB.UPRSM) to send an Upstream Resume to the host initiating the wakeup. This will automatically be done by the controller after 5 ms of inactivity on the USB bus.

When the controller sends the Upstream Resume INTFLAG.WAKEUP is set and INTFLAG.SUSPEND is cleared.

The CTRLB.UPRSM is cleared at the end of the transmitting Upstream Resume.



In case of a rebroadcast resume initiated by the host, the End of Resume bit in INTFLAG(INTFLAG.EORSM) flag is set when the rebroadcast resume is completed.

In the case where the CTRLB.UPRSM bit is set while a host initiated downstream resume is already started, the CTRLB.UPRSM is cleared and the upstream resume request is ignored.

30.6.2.15 Link Power Management L1 (LPM-L1) Suspend State Entry and Exit as Device

The LPM Handshake bit in CTRLB.LPMHDSK should be configured to accept the LPM transaction.

When a LPM transaction is received on any enabled endpoint n and a handshake has been sent in response by the controller according to CTRLB.LPMHDSK, the Device Link Power Manager (EXTREG) register is updated in the bank 0 of the addressed endpoint's descriptor. It contains information such as the Best Effort Service Latency (BESL), the Remote Wake bit (bRemoteWake), and the Link State parameter (bLinkState).

If the LPM transaction was positively acknowledged (ACK handshake), USB sets the Link Power Management Interrupt bit in INTFLAG(INTFLAG.LPMSUSP) bit which indicates that the USB transceiver is suspended, reducing power consumption. This suspend occurs 9 microseconds after the LPM transaction according to the specification.

To further reduce consumption, it is recommended to stop the USB clock while the device is suspended.

The MCU can also enter in one of the available sleep modes if the wakeup time latency of the selected sleep mode complies with the host latency constraint (see the BESL parameter in EXTREG).


Recovering from this LPM-L1 suspend state is exactly the same as the Suspend state (see Section "Suspend State and Pad Behavior" on page 720) except that the remote wakeup duration initiated by USB is shorter to comply with the Link Power Management specification.

If the LPM transaction is responded with a NYET, the Link Power Management Not Yet Interrupt Flag INTFLAG(INTFLAG.LPMNYET) is set. This generates an interrupt if the Link Power Management Not Yet Interrupt Enable bit in INTENCLR/SET (INTENCLR/SET.LPMNYET).

If the LPM transaction is responded with a STALL or no handshake, no flag is set, and the transaction is ignored.



30.6.2.16 USB Device Interrupt



^{*} Asynchronous interrupt



30.6.3 Host Operations

This section gives an overview of the USB module Host operation during normal transactions. For more details on general USB and USB protocol, please refer to Universal Serial Bus Specification revision 2.1.

30.6.3.1 Device Detection and Disconnection

Prior to device detection the software will set the VBUS is OK bit in CTRLB (CTRLB.VBUSOK) register when the VBUS is available. This notifies the USB host that USB operations can be started. When the bit CTRLB.VBUSOK is zero and even if the USB HOST is configured and enabled, host operation is halted. Setting the bit CTRLB.VBUSOK will allow host operation when the USB is configured.

The Device detection can be managed by the software using the Line State field in the Host Status (STATUS.LINESTATE) register. The device connection is detected by the host controller when DP or DM is pulled high, depending of the speed of the device.

The device disconnection is detected by the host controller when both DP and DM are pulled down using the STATUS.LINESTATE registers.


The Device Connection Interrupt bit in INTFLAG (INTFLAG.DCONN) is set if a device connection is detected.

The Device Disconnection Interrupt bit in INTFLAG (INTFLAG.DDISC) is set if a device disconnection is detected.

30.6.3.2 Host Terminology

In host mode, the term pipe is used instead of endpoint. A host pipe corresponds to a device endpoint, as illustrated by Figure 5-10 from the Universal Serial Bus Specification revision 2.1.

Figure 30-13.USB Host Communication Flow



In host mode, the USB controller associates a pipe to a device endpoint, according to the device configuration descriptors.

30.6.3.3 USB Reset

The USB sends a USB reset signal when the user writes a one to the USB Reset bit in CTRLB (CTRLB.BUSRESET). When the USB reset has been sent, the USB Reset Sent Interrupt bit in the INTFLAG (INTFLAG.RST) is set and all pipes will be disabled.

If the bus was previously in a suspended state (Start of Frame Generation Enable bit in CTRLB (CTRLB.SOFE) is zero) the USB will switch it to the Resume state, causing the bus to asynchronously trigger the Host Wakeup Interrupt sets the



Host Wakeup Interrupt bit in INTFLAG (INTFLAG.WAKEUP) to one. The CTRLB.SOFE bit will be set in order to generate SOFs immediately after the USB reset.

During USB reset the following registers are cleared:

- All Host Pipe Configuration register (PCFG)
- Host Frame Number register (FNUM)
- Interval for the Bulk-Out/Ping transaction register (BINTERVAL)
- Host Start-of-Frame Control register (HSOFC)
- Pipe Interrupt Enable Clear/Set register (PINTENCLR/SET)
- Pipe Interrupt Flag register (PINTFLAG)
- Pipe Freeze bit in Pipe Status register (PSTATUS.FREEZE)

After the reset the user should check the Speed Status field in the Status register (STATUS.SPEED) to find out the current speed according to the capability of the peripheral.

30.6.3.4 Pipe Configuration

Pipe data can be placed anywhere in the RAM. The USB controller accesses these pipes directly through the AHB master (built-in DMA) with the help of the pipe descriptors. The base address of the pipe descriptors needs to be written in the Descriptor Address register (DESCADD) by the user. Please refer the Pipe Descriptor structure in "Pipe Descriptor Structure" on page 800.

Before using a pipe, the user should configure the direction and type of the pipe in Type of Pipe field in the Host Pipe Configuration register (PCFG.PTYPE). The pipe descriptor registers should be initialized to known values before using the pipe, so that the USB controller does not read the random values from the RAM.

The Pipe Size field in the Packet Size register (PCKSIZE.SIZE) should be configured as per the size reported by the device for the endpoint associated with this pipe. The Address of Data Buffer register (ADDR) should be set to the data buffer used for pipe transfers.

The Pipe Bank bit in PCFG (PCFG.BK) should be set to one if dual banking is desired. Dual bank is not supported for Control pipes.

The Ram Access Interrupt bit in Host Interrupt Flag register (INTFALG.RAMACER) is set when a RAM access underflow error occurs during IN data stage or when an overflow error occurs during an OUT stage.

When a pipe is disabled, the following registers are cleared for that pipe:

- Interval for the Bulk-Out/Ping transaction register (BINTERVAL)
- Pipe Interrupt Enable Clear/Set register (PINTENCLR/SET)
- Pipe Interrupt Flag register (PINTFLAG)
- Pipe Freeze bit in Pipe Status register (PSTATUS.FREEZE)

30.6.3.5 Pipe Activation

A disabled pipe is inactive, and will be reset along with its context registers (pipe registers for the pipe n). Pipes are enabled by writing Type of the Pipe in PCFG (PCFG.PTYPE) to a value different than 0x0 (disabled).

When starting an enumeration, the user retrieves the device descriptor by sending an GET_DESCRIPTOR USB request. This descriptor contains the maximal packet size of the device default control endpoint (bMaxPacketSize0) which the user should use to reconfigure the size of the default control pipe.

30.6.3.6 Pipe Address Setup

Once the device has answered the first host requests with the default device address 0, the host assigns a new address to the device. The host controller has to send a USB reset to the device and a SET_ADDRESS(addr) SETUP request with the new address to be used by the device. Once this SETUP transaction is complete, the user writes the new address to the Pipe Device Address field in the Host Control Pipe register (CTRL_PIPE.PDADDR) in Pipe descriptor. All following requests by this pipe will be performed using this new address.



30.6.3.7 Remote Wakeup

Writing CTRLB.SOFE to zero when in host mode will cause the USB to cease sending Start-of-Frames on the USB bus and enter the Suspend state. The USB device will enter the Suspend state 3 ms later.

The device can awaken the host by sending an Upstream Resume (Remote Wakeup feature). When the host detects a non-idle state on the USB bus, it sets the INTFLAG.WAKEUP. If the non-idle bus state corresponds to an Upstream Resume (K state), the Upstream Resume Received Interrupt bit in INTFLAG (INTFLAG.UPRSM) is set and the user must generate a Downstream Resume within 1 ms and for at least 20 ms. It is required to first write a one to the Send USB Resume bit in CTRLB (CTRLB.RESUME) to respond to the upstream resume with a downstream resume. Alternatively, the host can resume from a suspend state by sending a Downstream Resume on the USB bus (CTRLB.RESUME set to 1). In both cases, when the downstream resume is completed, the CTRLB.SOFE bit is automatically set and the host enters again the active state.

30.6.3.8 Phase-locked SOFs

To support the Synchronous Endpoints capability, the period of the emitted Start-of-Frame is maintained while the USB connection is not in the active state. This does not apply for the disconnected/connected/reset states. It applies for active/idle/suspend/resume states. The period of Start-of-Frame will be 1ms when the USB connection is in active state and an integer number of milli-seconds across idle/suspend/resume states.

To ensure the Synchronous Endpoints capability, the GCLK_USB clock must be kept running. If the GCLK_USB is interrupted, the period of the emitted Start-of-Frame will be erratic.

30.6.3.9 Management of Control Pipes

A control transaction is composed of three stages:

- SETUP
- Data (IN or OUT)
- Status (IN or OUT)

The user has to change the pipe token according to each stage using the Pipe Token field in PCFG (PCFG.PTOKEN).

For control pipes only, the token is assigned a specific initial data toggle sequence:

SETUP: Data0IN: Data1OUT: Data1

30.6.3.10 Management of IN Pipes

IN packets are sent by the USB device controller upon IN request reception from the host. All the received data from the device to the host will be stored in the bank provided the bank is empty. The pipe and its descriptor in RAM must be configured.

The host indicates it is able to receive data from the device by clearing the Bank 0/1 Ready bit in PSTATUS (PSTATUS.BK0/1RDY), which means that the memory for the bank is available for new USB transfer.

The USB will perform IN requests as long as the pipe is not frozen by the user.

The generation of IN requests starts when the pipe is unfrozen (PSTATUS.PFREEZE is set to zero).

When the current bank is full, the Transmit Complete 0/1 bit in PINTFLAG (PINTFLAG.TRCPT0/1) will be set and trigger an interrupt if enabled and the PSTATUS.BK0/1RDY bit will be set.

PINTFLAG.TRCPT0/1 must be cleared by software to acknowledge the interrupt. This is done by writing a one to the PINTFLAG.TRCPT0/1 of the addressed pipe.

The user reads the PCKSIZE.BYTE_COUNT to know how many bytes should be read.

To free the bank the user must read the IN data from the address ADDR in the pipe descriptor and clear the PKSTATUS.BK0/1RDY bit. When the IN pipe is composed of multiple banks, a successful IN transaction will switch to



the next bank. Another IN request will be performed by the host as long as the PSTATUS.BK0/1RDY bit for that bank is set. The PINTFLAG.TRCPT0/1 and PSTATUS.BK0/1RDY will be updated accordingly.

The user can follow the current bank looking at Current Bank bit in PSTATUS (PSTATUS.CURBK) and by looking at Data Toggle for IN pipe bit in PSTATUS (PSTATUS.DTGLIN).

When the pipe is configured as single bank Pipe Bank bit in PCFG (PCFG.BK) is 0, only PINTFLAG.TRCPT0 and PSTATUS.BK0 are used. When the pipe is configured as dual bank (PCFG.BK is 1), both PINTFLAG.TRCPT0/1 and PSTATUS.BK0/1 are used.

30.6.3.11 Management of OUT Pipes

OUT packets are sent by the host. All the data stored in the bank will be sent to the device provided the bank is filled. The pipe and its descriptor in RAM must be configured.

The host can send data to the device by writing to the data bank 0 in single bank or the data bank 0/1 in dual bank.

The generation of OUT packet starts when the pipe is unfrozen (PSTATUS.PFREEZE is zero).

The user writes the OUT data to the data buffer pointer by ADDR in the pipe descriptor and allows the USB to send the data by writing a one to the PSTATUS.BK0/1RDY. This will also cause a switch to the next bank if the OUT pipe is composed of multiple banks.

PINTFLAGn.TRCPT0/1 must be cleared before setting PSTATUS.BK0/1RDY to avoid missing an PINTFLAGn.TRCPT0/1 event. Note that if the user decides to switch to the Suspend state (by writing a zero to CTRLB.SOFE) while a bank is ready to be sent, the USB automatically exits this state and sends the data.

30.6.3.12 Alternate Pipe

The user has the possibility to run sequentially several logical pipes on the same physical pipe. It allows addressing of any device endpoint of any attached device on the bus.

Before switching pipe, the user should save the pipe context (Pipe registers and descriptor for pipe n).

After switching pipe, the user should restore the pipe context (Pipe registers and descriptor for pipe n) and in particular PCFG, and PSTATUS.

30.6.3.13 Data Flow Error

This error exists only for isochronous and interrupt pipes for both IN and OUT directions. It sets the Transmit Fail bit in PINTFLAG (PINTFLAG.TRFAIL), which triggers an interrupt if the Transmit Fail bit in

PINTENCLR/SET.TRFAIL) is set. The user must check the Pipe Interrupt Summary register (PINTSMRY) to find out the pipe which triggered the interrupt. Then the user must check the origin of the interrupt's bank by looking at the Pipe Bank Status register (STATUS_BK) for each bank. If the Error Flow bit in the STATUS_BK (STATUS_BK.ERRORFLOW) is set then the user is able to determine the origin of the data flow error. As the user knows that the endpoint is an IN or OUT the error flow can be deduced as OUT overflow or as an IN underflow.

An underflow can occur during an OUT stage if the host attempts to send data from an empty bank. If a new transaction is successful, the relevant bank descriptor STATUS_BK.ERRORFLOW will be cleared.

An overflow can occur during an IN stage if the device tries to send a packet while the bank is full. Typically this occurs when a CPU is not fast enough. The packet data is not written to the bank and is lost. If a new transaction is successful, the relevant bank descriptor STATUS BK.ERRORFLOW will be cleared.

30.6.3.14 CRC Error

This error exists only for isochronous IN pipes. It sets the PINTFLAG.TRFAIL, which triggers an interrupt if PINTENCLR/SET.TRFAIL is set. The user must check the PINTSMRY to find out the pipe which triggered the interrupt. Then the user must check the origin of the interrupt's bank by looking at the bank descriptor STATUS_BK for each bank and if the CRC Error bit in STATUS_BK (STATUS_BK.CRCERR) is set then the user is able to determine the origin of the CRC error. A CRC error can occur during the IN stage if the USB detects a corrupted packet. The IN packet will remain stored in the bank and PINTFLAG.TRCPT0/1 will be set.



30.6.3.15 PERR Error

This error exists for all pipes. It sets the PINTFLAG.PERR Interrupt, which triggers an interrupt if PINTFLAG.PERR is set. The user must check the PINTSMRY register to find out the pipe which can cause an interrupt.

A PERR error occurs if one of the error field in the STATUS_PIPE register in the Host pipe descriptor is set and the Error Count field in STATUS_PIPE (STATUS_PIPE.ERCNT) exceeds the maximum allowed number of Pipe error(s) as defined in Pipe Error Max Number field in CTRL_PIPE (CTRL_PIPE.PERMAX). Refer to section STATUS_PIPE.

If one of the error field in the STATUS_PIPE register from the Host Pipe Descriptor is set and the STATUS_PIPE.ERCNT is less than the CTRL_PIPE.PERMAX, the STATUS_PIPE.ERCNT is incremented.

30.6.3.16 Link Power Management L1 (LPM-L1) Suspend State Entry and Exit as Host.

An EXTENDED LPM transaction can be transmitted by any enabled pipe. The PCFGn.PTYPEshould be set to EXTENDED. Other fields as PCFG.PTOKEN, PCFG.BK PCKSIZE.SIZE are irrelevant in this configuration. The user should also set the EXTREG.VARIABLE in descriptor as described at EXTREG.

When the pipe is configured and enabled, an EXTENDED TOKEN followed by a LPM TOKEN are transmitted. The device responds with a valid HANDSHAKE, corrupted HANDSHAKE or no HANDSHAKE (TIME-OUT).

If the valid HANDSHAKE is an ACK, the host will immediately proceed to L1 SLEEP. The minimum duration of the L1 SLEEP state will be the TL1RetryAndResidency as defined in the reference document "ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum", and the PINTFLAG.TRCPT0 is set. When entering the L1 SLEEP state, the CTRLB.SOFE is cleared, avoiding Start-of-Frame generation.

If the valid HANDSHAKE is a NYET PINTFLAG.TRFAIL is set.

If the valid HANDSHAKE is a STALL the PINTFLAG.STALL is set.

If there is no HANDSHAKE or corrupted HANDSHAKE, the EXTENDED/LPM pair of TOKENS will be transmitted again until reaching the maximum number of retries as defined by the CTRL_PIPE.PERMAX in the pipe descriptor.

If the last retry returns no valid HANDSHAKE, the PINTFLAGn.PERR is set, and the STATUS_BK is updated in the pipe descriptor in the pipe descriptor.

All LPM transactions, should they end up with a ACK, a NYET, a STALL or a PERR, will set the PSTATUS.PFREEZE bit, freezing the pipe before a succeeding operation. The user should unfreeze the pipe to start a new LPM transaction.


To exit the L1 STATE, the user initiate a DOWNSTREAM RESUME by setting the bit CTRLB.RESUME or a L1 RESUME by setting the Send L1 Resume bit in CTRLB (CTRLB.L1RESUME). In the case of a L1 RESUME, the K STATE duration is given by the BESL bit field in the EXTREG.VARIABLE field. See EXTREG.

When the host is in the L1 SLEEP state after a successful LPM transmitted, the device can initiate an UPSTREAM RESUME. This will set the Upstream Resume Interrupt bit in INTFLAG (INTFLAG.UPRSM). The host should proceed then to a L1 RESUME as described above.

After resuming from the L1 SLEEP state, the bit CTRLB.SOFE is set, allowing Start-of-Frame generation.



30.6.3.17 Host Interrupt



* Asynchronous interrupt



30.7 Register Summary

The register mapping depends on the Operating Mode field in the Control A register (CTRLA.MODE). The register summary is detailed below.

30.7.1 Common Device Host Summary

Table 30-1. Common Register Summary

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	CTRLA	7:0	MODE					RUNSTBY	ENABLE	SWRST
0x01	Reserved									
0x02	SYNCBUSY	7:0							ENABLE	SWRST
0x0D	FSMSTATUS	7:0					FSMSTATE[6:0)]		
0x24		7:0				DESCA	DD[7:0]			
0x25	DESCADD	15:8				DESCAD	DD[15:8]			
0x26	DESCADO	23:16				DESCAD	D[23:16]			
0x27		31:24		DESCADD[31:24]						
0x28	PADCAL	7:0	TRANS	NSN[1:0] TRANSP[4:0]						
0x29	FADUAL	15:8			TRIM[2:0]				TRANSN[4:2]	

30.7.2 Device Summary

Table 30-2. General Device Registers Summary

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x04	Reserved									
0x05	Reserved									
0x06	Reserved									
0x07	Reserved									
0x08	CTDI D	7:0				NREPLY	SPDCC	DNF[1:0]	UPRSM	DETACH
0x09	CTRLB	15:8					LPMH	DSK[1:0]	GNAK	
0x0A	DADD		ADDEN			-	DADD[6:0]			
0x0B	Reserved									
0x0C	STATUS	7:0	LINESTA	ATE[1:0]			SPEE	ED[1:0]		
0x0E	Reserved									
0x0F	Reserved									
0x10	ENUM.	7:0		1	FNUM[4:0]	1				
0x11	FNUM	15:8	FNCERR				FNUI	M[10:5]		
0x12	Reserved									
0x14	INTENIOLE	7:0	RAMACER	UPRSM	EORSM	WAKEUP	EORST	SOF		SUSPEND
0x15	INTENCLR	15:8							LPMSUSP	LPMNYET
0x16	Reserved									
0x17	Reserved									

0x18	INTENCET	7:0	RAMACER	UPRSM	EORSM	WAKEUP	EORST	SOF		SUSPEND
0x19	INTENSET	15:8							LPMSUSP	LPMNYET
0x1A	Reserved									
0x1B	Reserved									
0x1C	INTFLAG	7:0	RAMACER	UPRSM	EORSM	WAKEUP	EORST	SOF		SUSPEND
0x1D	INTILAG	15:8							LPMSUSP	LPMNYET
0x1E	Reserved									
0x1F	Reserved									
0x20	EPINTSMRY	7:0				EPIN	T[7:0]			
0x21	LFINTSWIKT	15:8				EPINT	[15:8]			
0x22	Reserved									
0x23	Reserved									

Table 30-3. Device endpoint Register n

0x1m0	EPCFGx	7:0			EPTYPE1[1:0]				EPTYPE0[1:0]	
0x1m1	Reserved									
0x1m2	Reserved									
0x1m3	Reserved									
0x1m4	EPSTATUSCLR	7:0	BK1RDY	BK0RDY	STALLRQ1	STALLRQ0		CURBK	DTGLIN	DTGLOUT
0x1m5	EPSTATUSSET	7:0	BK1RDY	BK0RDY	STALLRQ1	STALLRQ0		CURBK	DTGLIN	DTGLOUT
0x1m6	EPSTATUS	7:0	BK1RDY	BK0RDY	STALLRQ1	STALLRQ0		CURBK	DTGLIN	DTGLOUT
0x1m7	EPINTFLAG	7:0		STALL1	STALL0	RXSTP	TRFAIL1	TRFAIL0	TRCPT1	TRCPT0
0x1m8	EPINTENCLR	7:0		STALL1	STALL0	RXSTP	TRFAIL1	TRFAIL0	TRCPT1	TRCPT0
0x1m9	EPINTENSET	7:0		STALL1	STALL0	RXSTP	TRFAIL1	TRFAIL0	TRCPT1	TRCPT0
0x1mA	Reserved									
0x1mB	Reserved									



Table 30-4. Device endpoint n Descriptor Bank 0

Offset 0x n0 + index	Name	Bit Pos.	7	6	5	4	3	2	1	0			
0x00		7:0			1	ADD[[7:0]						
0x01	ADDD	15:8				ADD[15:8]						
0x02	ADDR	23:16				ADD[2	23:16]						
0x03	-	31:24				ADD[3	31:24]						
0x04		7:0				BYTE_CO	UNT[7:0]						
0x05	D01/017E	15:8	MULTI_PACKE	ET_SIZE[1:0]			BYTE_CC	DUNT[13:8]					
0x06	PCKSIZE	23:16			1	MULTI_PACK	ET_SIZE[9:2]	ZE[9:2]					
0x07	-	31:24	AUTO_ZLP		SIZE[2:0]			MULTI_PACKET_SIZE[13:10]					
80x0	EXTREG	7:0		VARIAB	LE[3:0]			SUBP	ID[3:0]				
0x09		15:8				\	VARIABLE[10:4	4]					
0x0A	STATUS_BK	7:0							ERRORFL OW	CRCERR			
0x0B	Reserved	7:0											
0x0C	Reserved	7:0											
0x0D	Reserved	7:0											
0x0E	Reserved	7:0											
0x0F	Reserved	7:0											



Table 30-5. Device endpoint n Descriptor Bank 1

Offset 0x n0 + 0x10 + index	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00		7:0				ADD[[7:0]			
0x01	ADDD	15:8				ADD[15:8]			
0x02	ADDR	23:16				ADD[2	23:16]			
0x03	_	31:24				ADD[3	31:24]			
0x04		7:0				BYTE_CO	UNT[7:0]			
0x05	501/0175	15:8	MULTI_PACK	ET_SIZE[1:0]			BYTE_CO	UNT[13:8]		
0x06	PCKSIZE	23:16				MULTI_PACK	ET_SIZE[9:2]			
0x07	_	31:24	AUTO_ZLP		SIZE[2:0]			MULTI_PACKE	ET_SIZE[13:10]	
80x0	Reserved	7:0								
0x09	Reserved	15:8								
0x0A	STATUS_BK	7:0							ERRORFL OW	CRCERR
0x0B	Reserved	7:0								
0x0C	Reserved	7:0								
0x0D	Reserved	7:0								
0x0E	Reserved	7:0								
0x0F	Reserved	7:0								



30.7.3 Host Summary

Table 30-6. General Host Registers Summary

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x04	Reserved									
0x05	Reserved									
0x06	Reserved									
0x07	Reserved									
80x0	- CTRLB	7:0		TSTK	TSTJ		SPDCO	NF[1:0]	RESUME	
0x09	OTTLE	15:8					L1RESUME	VBUSOK	BUSRESET	SOFE
0x0A	HSOFC	7:0	FLENCE					FLEN	IC[3:0]	
0x0B	Reserved									
0x0C	STATUS	7:0	LINESTA	ATE[1:0]			SPEE	D[1:0]		
0x0E	Reserved									
0x0F	Reserved									
0x10	- FNUM	7:0			FNUM[4:0]					
0x11	TNOW	15:8					FNUM	1[10:5]		
0x12	FLENHIGH	7:0				FLEN	HIGH[7:0]			
0x14	- INTENCLR	7:0	RAMACER	UPRSM	DNRSM	WAKEUP	RST	HSOF		
0x15	INTENDER	15:8							DDISC	DCONN
0x16	Reserved									
0x17	Reserved									
0x18	- INTENSET	7:0	RAMACER	UPRSM	DNRSM	WAKEUP	RST	HSOF		
0x19	INTENOLI	15:8							DDISC	DCONN
0x1A	Reserved									
0x1B	Reserved									
0x1C	- INTFLAG	7:0	RAMACER	UPRSM	DNRSM	WAKEUP	RST	HSOF		
0x1D	INTI LAG	15:8							DDISC	DCONN
0x1E	Reserved									
0x1F	Reserved									
0x20	PINTSMRY	7:0				PIN	NT[7:0]			
0x21	FINISIVIKI	15:8				PIN	T[15:8]			
0x22	Reserved									
0x23										



Table 30-7. Host pipe Register n

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x1m0	PCFGn	7:0				PTYPE[2:0]	!	ВК	PTOKI	ΞN[1:0]
0x1m1	Reserved									
0x1m2	Reserved									
0x1m3	BINTERVAL	7:0		1		BINTERVA	L[7:0]			
0x1m4	PSTATUSCLR	7:0	BK1RDY	BK0RDY		PFREEZE		CURBK		DTGL
0x1m5	PSTATUSSET	7:0	BK1RDY	BK0RDY		PFREEZE		CURBK		DTGL
0x1m6	PSTATUS	7:0	BK1RDY	BK0RDY		PFREEZE		CURBK		DTGL
0x1m7	PINTFLAG	7:0			STALL	TXSTP	PERR	TRFAIL	TRCPT1	TRCPT0
0x1m8	PINTENCLR	7:0			STALL	TXSTP	PERR	TRFAIL	TRCPT1	TRCPT0
0x1m9	PINTENSET	7:0			STALL	TXSTP	PERR	TRFAIL	TRCPT1	TRCPT0
0x1mA	Reserved									
0x1mB	Reserved									



Table 30-8. Host pipe n Descriptor Bank 0

Offset 0x n0 + index	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00		7:0				ADD[7:0]			
0x01	ADDD	15:8				ADD[1	15:8]			
0x02	ADDR	23:16				ADD[2	3:16]			
0x03		31:24				ADD[3	1:24]			
0x04		7:0		BYTE_COUNT[7:0]						
0x05	501/0175	15:8	MULTI_PACKE	ET_SIZE[1:0]			BYTE_CO	UNT[13:8]		
0x06	PCKSIZE	23:16			ı	MULTI_PACKE	ET_SIZE[9:2]			
0x07	-	31:24	AUTO_ZLP		SIZE[2:0]			MULTI_PACKE	ET_SIZE[13:10]	
0x08		7:0		VARIABI	LE[3:0]			SUBP	ID[3:0]	
0x09	EXTREG	15:8				\	/ARIABLE[10:4	<u>+]</u>		
0x0A	STATUS_BK	7:0							ERRORFL OW	CRCERR
0x0B		15:8								
0x0C	OTDI DIDE	7:0			I		PDADDR[6:0]	I		
0x0D	CTRL_PIPE	15:8		PEPMA	X[3:0]			PEPNU	JM[3:0]	
0x0E	STATUS_PIP	7:0		ERCNT[2:0]		CRC16ER	TOUTER	PIDER	DAPIDER	DTGLER
0x0F	E	15:8								



Table 30-9. Host pipe n Descriptor Bank 1

Offset 0x n0 +0x10 +index	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00		7:0				ADD[7:0]			
0x01	ADDR	15:8				ADD[1	15:8]			
0x02	ADDR	23:16				ADD[2	3:16]			
0x03		31:24				ADD[3	1:24]			
0x04		7:0				BYTE_CO	UNT[7:0]			
0x05	DOMOIZE	15:8	MULTI_PACK	ET_SIZE[1:0			BYTE_CO	OUNT[13:8]		
0x06	PCKSIZE	23:16				MULTI_PACKE	ET_SIZE[9:2]			
0x07	-	31:24	AUTO_ZLP		SIZE[2:0]			MULTI_PACKE	ET_SIZE[13:10]	
0x08		7:0								
0x09		15:8								
0x0A	STATUS_BK	7:0							ERRORFL OW	CRCERR
0x0B		15:8								
0x0C		7:0								
0x0D		15:8								
0x0E	074740 84	7:0		ERCNT[2:0]		CRC16ER	TOUTER	PIDER	DAPIDER	DTGLER
0x0F	STATUS_PIPE	15:8								



30.8 Register Description

Registers can be 8, 16, or 32 bits wide. Atomic 8-, 16-, and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register, and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by Write-Protected property in each individual register description. Please refer to the "Register Access Protection" on page 710 section and the "PAC – Peripheral Access Controller" on page 28 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Please refer to the Synchronization section for details.

Some registers are enable-protected, meaning they can only be written when the USB is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



30.8.1 Common Device Host Registers

30.8.1.1 Control A

 Name:
 CTRLA

 Offset:
 0x00

 Reset:
 0x0000

Property: Write-Protected, Write-Synchronised

Bit	7	6	5	4	3	2	1	0
	MODE					RUNSTBY	ENABLE	SWRST
Access	R/W	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7– MODE: Operating Mode

This bit defines the operating mode of the USB.

0: USB Device mode 1: USB Host mode

Bits 6:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – RUNSDTBY: Run in Standby Mode

0: USB clock is stopped in standby mode.

1: USB clock is running in standby mode

This bit is Enable-Protected.

Bit 1 – ENABLE: Enable

0: The peripheral is disabled or being disabled.

1: The peripheral is enabled or being enabled.

Due to synchronization there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRLA.ENABLE will read back immediately and the Synchronization Busy bit in the synchronization register (SYNCBUSY.ENABLE) will be set. SYNCBUSY.ENABLE will be cleared when the operation is complete.

This bit is Write-Synchronized

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the USB, to their initial state, and the USB will be disabled.

Writing a one to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the reset is complete.

This bit is Write-Synchronized.



30.8.1.2 Synchronization Busy

Name: SYNCBUSY

Offset: 0x02 **Reset:** 0x0000

Property: -

Bit	7	6	5	4	3	2	1	0
							ENABLE	SWRST
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ENABLE: Synchronization Enable status bit

This bit is cleared when the synchronization of ENABLE register between the clock domains is complete.

This bit is set when the synchronization of ENABLE register between clock domains is started.

• Bit 0 - SWRST: Synchronization Software Reset status bit

This bit is cleared when the synchronization of SWRST register between the clock domains is complete.

This bit is set when the synchronization of SWRST register between clock domains is started.



30.8.1.3 Finite State Machine Status

Name: FSMSTATUS

Offset: 0x0D

Reset: 0xXXXX

Property: Read only

Bit	7	6	5	4	3	2	1	0
					FSMSTATE[6:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	1

Bits 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 6:0 - FSMSTATE[6:0]: Fine State Machine Status

These bits indicate the state of the finite state machine of the USB controller.

FSMSTATE[6:0]	Description
0x1	OFF (L3). Corresponds to the powered-off, disconnected, and disabled state
0x2	ON (L0). Corresponds to the Idle and Active states
0x4	SUSPEND (L2)
0x8	SLEEP (L1)
0x10	DNRESUME. Down Stream Resume.
0x20	UPRESUME. Up Stream Resume.
0x40	RESET. USB lines Reset.
Others	Reserved



30.8.1.4 Descriptor Address

Name: DESCADD

Offset: 0x24

Reset: 0x00000000

Property: Write-Protected

Bit	31	30	29	28	27	26	25	24	
+3	DESCADD[31:24]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
+2				DESCAD	D[23:16]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
+1				DESCA	DD[15:8]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
+0				DESCA	DD[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

• Bits 31:0 - DESCADD[31:0]: Descriptor Address Value

These bits define the base address of the main USB descriptor in RAM. The two least significant bits must be written to zero.



30.8.1.5 Pad Calibration

Name: PADCAL

Offset: 0x28

Reset: 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
			TRIM[2:0]				TRANSN[4:2]	
Access	R	R	R	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	TRANSN[1:0]					TRANSP[4:0]		
Access	R	R	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

The Pad Calibration values must be loaded from the NVM Software Calibration Area into the USB Pad Calibration register by software, before enabling the USB, to achieve the specified accuracy. Refer to "NVM Software Calibration Area Mapping" on page 21 for further details.

Bit 15 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 14:12 – TRIM: Trim bits for DP/DM

These bits calibrate the matching of rise/fall of DP/DM.

Bit 11 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 10:6 – TRANSN: Trimmable Output Driver Impedance N

These bits calibrate the NMOS output impedance of DP/DM drivers.

Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 4:0 – TRANSP: Trimmable Output Driver Impedance P

These bits calibrate the PMOS output impedance of DP/DM drivers.



30.8.2 Device Registers - Common

30.8.2.1 Control B

 Name:
 CTRLB

 Offset:
 0x08

 Reset:
 0x0001

Property: Write-Protected

Bits	15	14	13	12	11	10	9	8
					LPMH	D[1:0]	GNAK	
Access	R	R	R	R	R/W	R/W	R/W	R/
Reset	0	0	0	0	0	0	0	0
Bits	7	6	5	4	3	2	1	0
				NREPLY	SPDCO	NF[1:0]	UPRSM	DETACH
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:10 – LPMHDSK[1:0]: Link Power Management Handshake

These bits select the Link Power Management Handshake configuration as shown in Table 30-10.

Table 30-10. LPMHDSK Selection

LPMHDSK[1:0]	Description
0x0	No handshake. LPM is not supported
0x1	ACK
0x2	NYET
0x3	Reserved

Bit 9 – GNAK: Global NAK

This bit configures the operating mode of the NAK.

0: Normal Mode

1: A NAK handshake is answered for each USB transaction regardless of the current endpoint memory bank status

This bit is not synchronized.

Bits 8:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – NREPLY: No reply excepted SETUP Token

0: Disable the "NO_REPLY" feature : any transaction to endpoint 0 will be handled according to the USB2.0 standard.

1: Enable the "NO REPLY" feature: any transaction to endpoint 0 will be ignored except SETUP.

This bit is cleared by hardware when receiving a SETUP packet.



This bit has no effect for any other endpoint but endpoint 0.

• Bits 3:2 – SPDCONF[1:0]: Speed Configuration
These bits select the speed configuration as shown in Table 30-11.

Table 30-11. SPDCONF Selection

SPDCONF [1:0]	Description
0x0	FS: Low speed
0x1	LS: Full Speed
0x2	Reserved
0x3	Reserved

Bit 1 – UPRSM: Upstream Resume

- 0: Writing a zero to this bit has no effect.
- 1: Writing a one to this bit will generate an upstream resume to the host for a remote wakeup.

This bit is cleared when the USB receives a USB reset or once the upstream resume has been sent.

Bit 0 – DETACH: Detach

- 0: The device is attached to the USB bus so that communications may occur.
- 1: It is the default value at reset. The internal device pull-ups are disabled, removing the device from the USB bus.



30.8.2.2 Device Address

Name: DADD
Offset: 0x0A
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	ADDEN				DADD[6:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – ADDEN: Device Address Enable

0: Writing a zero has no effect

1: Writing a one will activate the DADD field (USB device address).

This bit is cleared when a USB reset is received.

• Bits 6:0 - DADD: Device Address

These bits define the device address. The DADD register is reset when a USB reset is received.



30.8.2.3 Status

Name: STATUS
Offset: 0x0C
Reset: 0x0000

Property: -

Bit	7	6	5	4	3	2	1	0
	LINESTA	ATE[1:0]			SPEE	D[1:0]		
Access	R	R	R	R	R	R	R	R
Reset	0	1	0	0	0	1	0	0

Bits 7:6 – LINESTATE[1:0]: USB Line State Status

These bits define the current line state DP/DM.

Table 30-12. USB Line State Status

LINESTATE[1:0]	USB Line Status
0x0	SE0/RESET
0x1	FS-J or LS-K State
0x2	FS-K or LS-J State

Bits 5:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 3:2 – SPEED: Speed Status

These bits define the current speed used of the device.

Table 30-13. Speed Status

SPEED[1:0]	SPEED STATUS
0x0	Low-speed mode
0x1	Full-speed mode
0x2	Reserved
0x3	Reserved

Bits 1:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



30.8.2.4 Device Frame Number

Name: FNUM
Offset: 0x10
Reset: 0x0000
Property: Read only

Bit	15	14	13	12	11	10	9	8			
	FNCERR			FNUM[10:5]							
Access	R	R	R	R	R	R	R	R			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
			FNUM[4:0]		MFNUM[2:0]						
Access	R	R	R	R	R	R	R	R			
Reset	0	0	0	0	0	0	0	0			

Bit 15– FNCERR: Frame Number CRC Error

This bit is cleared upon receiving a USB reset.

This bit is set when a corrupted frame number (or micro-frame number) is received.

This bit and the SOF (or MSOF) interrupt bit are updated at the same time.

Bit 14 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 13:3 - FNUM: Frame Number

These bits are cleared upon receiving a USB reset.

These bits are updated with the frame number information as provided from the last SOF packet even if a corrupted SOF is received.

Bits 2:0 – MFNUM: Micro Frame Number

These bits are cleared upon receiving a USB reset or at the beginning of each Start-of-Frame (SOF interrupt).

These bits are are updated with the micro-frame number information as provided from the last MSOF packet even if a corrupted MSOF is received.



30.8.2.5 Device Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.

Name: INTENCLR

Offset: 0x14 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
							LPMSUSP	LPMNYET
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RAMACER	UPRSM	EORSM	WAKEUP	EORST	SOF		SUSPEND
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – LPMSUSP: Link Power Management Suspend Interrupt Enable

0: The Link Power Management Suspend interrupt is disabled.

1: The Link Power Management Suspend interrupt is enabled and an interrupt request will be generated when the Link Power Management Suspend interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Link Power Management Suspend Interrupt Enable bit and disable the corresponding interrupt request.

Bit 8 – LPMNYET: Link Power Management Not Yet Interrupt Enable

0: The Link Power Management Not Yet interrupt is disabled.

1: The Link Power Management Not Yet interrupt is enabled and an interrupt request will be generated when the Link Power Management Not Yet interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Link Power Management Not Yet interrupt Enable bit and disable the corresponding interrupt request.

Bit 7 – RAMACER: RAM Access Interrupt Enable

0: The RAM Access interrupt is disabled.

1: The RAM Access interrupt is enabled and an interrupt request will be generated when the RAM Access interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the RAM Access interrupt Enable bit and disable the corresponding interrupt request.

Bit 6 – UPRSM: Upstream Resume Interrupt Enable

0: The Upstream Resume interrupt is disabled.



1: The Upstream Resume interrupt is enabled and an interrupt request will be generated when the Upstream Resume interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Upstream Resume interrupt Enable bit and disable the corresponding interrupt request.

Bit 5 – EORSM: End Of Resume Interrupt Enable

0: The End Of Resume interrupt is disabled.

1: The End Of Resume interrupt is enabled and an interrupt request will be generated when the End Of Resume interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the End Of Resume interrupt Enable bit and disable the corresponding interrupt request.

Bit 4 – WAKEUP: Wake-Up Interrupt Enable

0: The Wake Up interrupt is disabled.

1: The Wake Up interrupt is enabled and an interrupt request will be generated when the Wake Up interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Wake Up interrupt Enable bit and disable the corresponding interrupt request.

Bit 3 – EORST: End of Reset Interrupt Enable

0: The End of Reset interrupt is disabled.

1: The End of Reset interrupt is enabled and an interrupt request will be generated when the End of Reset interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the End of Reset interrupt Enable bit and disable the corresponding interrupt request.

• Bit 2 – SOF: Start-of-Frame Interrupt Enable

0: The Start-of-Frame interrupt is disabled.

1: The Start-of-Frame interrupt is enabled and an interrupt request will be generated when the Start-of-Frame interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Start-of-Frame interrupt Enable bit and disable the corresponding interrupt request.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 0- SUSPEND: Suspend Interrupt Enable

0: The Suspend interrupt is disabled.

1: The Suspend interrupt is enabled and an interrupt request will be generated when the Suspend interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Suspend Interrupt Enable bit and disable the corresponding interrupt request.



30.8.2.6 Device Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x18 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
							LPMSUSP	LPMNYET
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RAMACER	UPRSM	EORSM	WAKEUP	EORST	SOF		SUSPEND
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – LPMSUSP: Link Power Management Suspend Interrupt Enable

0: The Link Power Management Suspend interrupt is disabled.

1: The Link Power Management Suspend interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Link Power Management Suspend Enable bit and enable the LPMSUSP interrupt.

Bit 8 – LPMNYET: Link Power Management Not Yet Interrupt Enable

0: The Link Power Management Not Yet interrupt is disabled.

1: The Link Power Management Not Yet interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Link Power Management Not Yet interrupt bit and enable the LPMNYET interrupt.

• Bit 7 – RAMACER: RAM Access Interrupt Enable

0: The RAM Access interrupt is disabled.

1: The RAM Access interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the RAM Access Enable bit and enable the RAMACER interrupt.

Bit 6 – UPRSM: Upstream Resume Interrupt Enable

0: The Upstream Resume interrupt is disabled.

1: The Upstream Resume interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Upstream Resume Enable bit and enable the UPRSM interrupt.

Bit 5 – EORSM: End Of Resume Interrupt Enable

0: The End Of Resume interrupt is disabled.



1: The End Of Resume interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the End Of Resume interrupt Enable bit and enable the EORSM interrupt.

Bit 4 – WAKEUP: Wake Up Interrupt Enable

0: The Wake Up interrupt is disabled.

1: The Wake Up interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Wake Up interrupt Enable bit and enable the WAKEUP interrupt request.

Bit 3 – EORST: End of Reset Interrupt Enable

0: The End of Reset interrupt is disabled.

1: The End of Reset interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the End of Reset interrupt Enable bit and enable the EORST interrupt.

Bit 2 – SOF: Start-of-Frame Interrupt Enable

0: The Start-of-Frame interrupt is disabled.

1: The Start-of-Frame interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Start-of-Frame interrupt Enable bit and enable the SOF interrupt.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 0 – SUSPEND: Suspend Interrupt Enable

0: The Suspend interrupt is disabled.

1: The Suspend interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Suspend interrupt Enable bit and enable the SUSPEND interrupt.



30.8.2.7 Device Interrupt Flag

Name: INTFLAG

Offset: 0x01C **Reset:** 0x0000

Property:

Bit	15	14	13	12	11	10	9	8
							LPMSUSP	LPMNYET
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RAMACER	UPRSM	EORSM	WAKEUP	EORST	SOF		SUSPEND
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – LPMSUSP: Link Power Management Suspend Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB module acknowledge a Link Power Management Transaction (ACK handshake) and has entered the Suspended state and will generate an interrupt if INTENCLR/SET.LPMSUSP is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the LPMSUSP Interrupt Flag.

Bit 8 – LPMNYET: Link Power Management Not Yet Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB module acknowledges a Link Power Management Transaction (handshake is NYET) and will generate an interrupt if INTENCLR/SET.LPMNYET is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the LPMNYET Interrupt Flag.

Bit 7– RAMACER: RAM Access Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a RAM access underflow error occurs during IN data stage or when an overflow error occurs during an OUT stage. This bit will generate an interrupt if INTENCLR/SET.RAMACER is one.

Writing a zero to this bit has no effect.

Bit 6 – UPRSM: Upstream Resume Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB sends a resume signal called "Upstream Resume" and will generate an interrupt if INTENCLR/SET.UPRSM is one.

Writing a zero to this bit has no effect.

Bit 5 – EORSM: End Of Resume Interrupt Flag

This flag is cleared by writing a one to the flag.



This flag is set when the USB detects a valid "End of Resume" signal initiated by the host and will generate an interrupt if INTENCLR/SET.EORSM is one.

Writing a zero to this bit has no effect.

Bit 4 – WAKEUP: Wake Up Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB is reactivated by a filtered non-idle signal from the lines and will generate an interrupt if INTENCLR/SET.WAKEUP is one.

Writing a zero to this bit has no effect.

Bit 3 – EORST: End of Reset Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a USB "End of Reset" has been detected and will generate an interrupt if INTEN-CLR/SET.EORST is one.

Writing a zero to this bit has no effect.

Bit 2 – SOF: Start-of-Frame Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a USB "Start-of-Frame" has been detected (every 1 ms) and will generate an interrupt if INTENCLR/SET.SOF is one.

The FNUM is updated.

Writing a zero to this bit has no effect.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 0 – SUSPEND: Suspend Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a USB "Suspend" idle state has been detected for 3 frame periods (J state for 3 ms) and will generate an interrupt if INTENCLR/SET.SUSPEND is one.

Writing a zero to this bit has no effect.



30.8.2.8 Endpoint Interrupt Summary

Name: EPINTSMRY

Offset: 0x20

Reset: 0x00000000

Property: -

Bit	15	14	13	12	11	10	9	8
+1				EPINT	[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
+0				EPIN	T[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 15:0 – EPINT[15:0]: EndPoint Interrupt Summary Register

The flag EPINT[n] is set when an interrupt is triggered by the EndPoint n. See "Device EndPoint Interrupt Flag" on page 762 register in the device EndPoint section.

This bit will be cleared when no interrupts are pending for EndPoint n.



30.8.3 Device Registers - Endpoint

30.8.3.1 Device Endpoint Configuration register n

Name: EPCFGx

Offset: $0x100 + (n \times 0x20)$

Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
			ETYPE1[2:0]				ETYPE0[2:0]	
Access	R	R/W	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 6:4 – EPTYPE1[2:0]: Type of the Endpoint These bits contains the endpoint type.

Table 30-14. Type of Endpoint

EPTYPE1[2:0]	Description
0x0	Bank1 is disabled
0x1	Bank1 is enabled and configured as Control IN
0x2	Bank1 is enabled and configured as Isochronous IN
0x3	Bank1 is enabled and configured as Bulk IN
0x4	Bank1 is enabled and configured as Interrupt IN
0x5	Bank1 is enabled and configured as Dual-Bank OUT (EndPoint type is the same as the one defined in EPTYPE0)
0x6-0x7	Reserved

Upon receiving a USB reset EPCFGn.EPTYPE1 is cleared except for endpoint 0 which is unchanged.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



• Bits 2:0 – EPTYPE0[2:0]: Type of the Endpoint These bits contains the endpoint type.

Table 30-15. Type of Endpoint

EPTYPE0[2:0]	Description
0x0	Bank0 is disabled
0x1	Bank0 is enabled and configured as Control SETUP / Control OUT
0x2	Bank0 is enabled and configured as Isochronous OUT
0x3	Bank0 is enabled and configured as Bulk OUT
0x4	Bank0 is enabled and configured as Interrupt OUT
0x5	Bank0 is enabled and configured as Dual Bank IN (EndPoint type is the same as the one defined in EPTYPE1)
0x6-0x7	Reserved

Upon receiving a USB reset EPCFGn.EPTYPE0 is cleared except for endpoint 0 which is unchanged.



30.8.3.2 EndPoint Status Clear Register n

Name: EPSTATUSCLR
Offset: 0x104 + (x * 0x20)

Reset: 0x00

Property: Write-Protected

 Bit
 7
 6
 5
 4
 3
 2
 1
 0

 BK1RDY
 BK0RDY
 STALLRO1
 STALLRO1
 CURBK
 DTGLIN
 DTGLIN
 DTGLIN
 DTGLIN
 DTGLIN

	BK1RDY	BK0RDY	STALLRQ1	STALLRQ0		CURBK	DTGLIN	DTGLOUT
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 7 – BK1RDY: Bank 1 Ready

Writing a zero to this bit has no effect.

Writing a one to this bit will clear EPSTATUS.BK1RDY bit.

Bit 6 – BK0RDY: Bank 0 Ready

Writing a zero to this bit has no effect.

Writing a one to this bit will clear EPSTATUS.BK0RDY bit.

Bit 5 – STALLRQ1:STALL bank 1 Request

Writing a zero to this bit has no effect.

Writing a one to this bit will clear EPSTATUS.STALLRQ1 bit.

Bit 4 – STALLRQ0:STALL bank 0 Request

Writing a zero to this bit has no effect.

Writing a one to this bit will clear EPSTATUS.STALLRQ0 bit.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – CURBK: Current Bank

Writing a zero to this bit has no effect.

Writing a one to this bit will clear EPSTATUS.CURBK bit.

Bit 1 – DTGLIN: Data Toggle IN

Writing a zero to this bit has no effect.

Writing a one to this bit will clear EPSTATUS.DTGLIN bit.

• Bit 0 - DTGLOUT: Data Toggle OUT

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the EPSTATUS.DTGLOUT bit.



30.8.3.3 EndPoint Status Set n

Name: EPSTATUSSET

Offset: $0x105 + (n \times 0x20)$

Reset: 0x00

Reset

Property: Write-Protected

Bit	/	6	5	4	3	2	1	0
	BK1RDY	BK0RDY	STALLRQ1	STALLRQ0		CURBK	DTGLIN	DTGLOUT
Access	RW1	RW1	RW1	RW1	R	RW1	RW1	RW1

Bit 7 – BK1RDY: Bank 1 Ready

Writing a zero to this bit has no effect.

Writing a one to this bit will set EPSTATUS.BK1RDY bit.

Bit 6 – BK0RDY: Bank 0 Ready

Writing a zero to this bit has no effect.

Writing a one to this bit will set EPSTATUS.BK0RDY bit.

Bit 5 – STALLRQ1: STALL Request bank 1

Writing a zero to this bit has no effect.

Writing a one to this bit will set EPSTATUS.STALLRQ1 bit.

Bit 4 – STALLRQ0: STALL Request bank 0

Writing a zero to this bit has no effect.

Writing a one to this bit will set EPSTATUS.STALLRQ0 bit.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – CURBK: Current Bank

Writing a zero to this bit has no effect.

Writing a one to this bit will set EPSTATUS.CURBK bit.

Bit 1 – DTGLIN: Data Toggle IN

Writing a zero to this bit has no effect.

Writing a one to this bit will set EPSTATUS.DTGLIN bit.

Bit 0 – DTGLOUT: Data Toggle OUT

Writing a zero to this bit has no effect.

Writing a one to this bit will set the EPSTATUS.DTGLOUT bit.



30.8.3.4 EndPoint Status n

Name: EPSTATUS

Offset: $0x106 + (n \times 0x20)$

Reset: 0x00

Property: Write-Protected

Bit	/	6	5	4	3	2	1	0	
	BK1RDY	BK0RDY	STALLRQ1	STALLRQ0		CURBK	DTGLIN	DTGLOUT	
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	

Bit 7 – BK1RDY: Bank 1 is ready

0: The bank number 1 is not ready: For IN direction Endpoints, the bank is not yet filled in.

For Control/OUT direction Endpoints, the bank is empty.

1: The bank number 1 is ready: For IN direction Endpoints, the bank is filled in. For Control/OUT direction Endpoints, the bank is full.

Writing a one to the bit EPSTATUSCLR.BK1RDY will clear this bit.

Writing a one to the bit EPSTATUSSET.BK1RDY will set this bit.

Bit 6 – BK0RDY: Bank 0 is ready

0: The bank number 0 is not ready: For IN direction Endpoints, the bank is not yet filled in. For Control/OUT direction Endpoints, the bank is empty.

1: The bank number 0 is ready: For IN direction Endpoints, the bank is filled in. For Control/OUT direction Endpoints, the bank is full.

Writing a one to the bit EPSTATUSCLR.BK0RDY will clear this bit.

Writing a one to the bit EPSTATUSSET.BK0RDY will set this bit.

Bit 5 – STALLRQ1: STALL bank 1 request

0: Disable STALLRQ1 feature.

1: Enable STALLRQ1 feature: a STALL handshake will be sent to the host in regards to bank1.

Writing a zero to the bit EPSTATUSCLR.STALLRQ1 will clear this bit.

Writing a one to the bit EPSTATUSSET.STALLRQ1 will set this bit.

This bit is cleared by hardware when receiving a SETUP packet.

Bit 4 – STALLRQ0: STALL bank 0 request

0: Disable STALLRQ0 feature.

1: Enable STALLRQ0 feature: a STALL handshake will be sent to the host in regards to bank0.

Writing a zero to the bit EPSTATUSCLR.STALLRQ0 will clear this bit.

Writing a one to the bit EPSTATUSSET.STALLRQ0 will set this bit.

This bit is cleared by hardware when receiving a SETUP packet.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – CURBK: Current Bank

0: The bank0 is the bank that will be used in the next single/multi USB packet.

1: The bank1 is the bank that will be used in the next single/multi USB packet.

Writing a zero to the bit EPSTATUSCLR.CURBK will clear this bit.



Writing a one to the bit EPSTATUSSET.CURBK will set this bit.

Bit 1 – DTGLIN: Data Toggle IN Sequence

0: The PID of the next expected transaction will be zero: data 0.

1: The PID of the next expected transaction will be one: data 1.

Writing a zero to the bit EPSTATUSCLR.DTGLINCLR will clear this bit.

Writing a one to the bit EPSTATUSSET.DTGLINSET will set this bit.

Bit 0 – DTGLOUT: Data Toggle OUT Sequence

0: The PID of the next transaction to be sent will be zero: data 0.

1: The PID of the next transaction to be sent will be one: data 1.

Writing a zero to the bit EPSTATUSCLR.DTGLOUTCLR will clear this bit.

Writing a one to the bit EPSTATUSSET.DTGLOUTSET will set this bit.



30.8.3.5 Device EndPoint Interrupt Flag

Name: EPINTFLAG

Offset: $0x107 + (n \times 0x20)$

Reset: 0x0000

Property: -

Bit 7 6 5 3 2 0 4 1 STALL1 STALL0 **RXSTP** TRFAIL1 TRFAIL0 TRCPT1 TRCPT0 R RW1 RW1 RW1 RW1 RW1 RW1 RW1 Access 0 0 0 0 0 0 0 0 Reset

Bits 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 6 – STALL1: Transmit Stall 1 Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Transmit Stall occurs and will generate an interrupt if EPINTENCLR/SET.STALL1 is one. EPINTFLAG.STALL1 is set for a single bank IN endpoint or double bank IN/OUT endpoint when current bank is "1".

Writing a zero to this bit has no effect.

Writing a one to this bit clears the STALL1 Interrupt Flag.

Bit 5 – STALL0: Transmit Stall 0 Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Transmit Stall occurs and will generate an interrupt if EPINTENCLR/SET.STALL0 is one. EPINTFLAG.STALL0 is set for a single bank OUT endpoint or double bank IN/OUT endpoint when current bank is "0".

Writing a zero to this bit has no effect.

Writing a one to this bit clears the STALLO Interrupt Flag.

Bit 4 – RXSTP: Received Setup Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Received Setup occurs and will generate an interrupt if EPINTENCLR/SET.RXSTP is one. Writing a zero to this bit has no effect.

Writing a one to this bit clears the RXSTP Interrupt Flag.

Bit 3 – TRFAIL1: Transfer Fail 1 Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a transfer fail occurs and will generate an interrupt if EPINTENCLR/SET.TRFAIL1 is one. EPINTFLAG.TRFAIL1 is set for a single bank IN endpoint or double bank IN/OUT endpoint when current bank is "1".

Writing a zero to this bit has no effect.

Writing a one to this bit clears the TRFAIL1 Interrupt Flag.



Bit 2 – TRFAIL0: Transfer Fail 0 Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a transfer fail occurs and will generate an interrupt if EPINTENCLR/SET.TRFAIL0 is one.

EPINTFLAG.TRFAIL0 is set for a single bank OUT endpoint or double bank IN/OUT endpoint when current bank is "0".

Writing a zero to this bit has no effect.

Writing a one to this bit clears the TRFAIL0 Interrupt Flag.

Bit 1 – TRCPT1: Transfer Complete 1 interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Transfer Complete occurs and will generate an interrupt if EPINTENCLR/SET.TRCPT1 is one. EPINTFLAG.TRCPT1 is set for a single bank IN endpoint or double bank IN/OUT endpoint when current bank is "1".

Writing a zero to this bit has no effect.

Writing a one to this bit clears the TRCPT1 Interrupt Flag.

Bit 0 – TRCPT0: Transfer Complete 0 interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Transfer complete occurs and will generate an interrupt if EPINTENCLR/SET.TRCPT0 is one. EPINTFLAG.TRCPT0 is set for a single bank OUT endpoint or double bank IN/OUT endpoint when current bank is "0".

Writing a zero to this bit has no effect.

Writing a one to this bit clears the TRCPT0 Interrupt Flag.



30.8.3.6 Device EndPoint Interrupt Enable

Name: EPINTENCLR

Offset: $0x108 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Endpoint Interrupt Enable Set (EPINTENSET) register.

This register is cleared by USB reset or when EPEN[n] is zero.

Bit	7	6	5	4	3	2	1	0	
		STALL1	STALL0	RXSTP	TRFAIL1	TRFAIL0	TRCPT1	TRCPT0	
Access	R	RW1	RW1	RW1	RW1	RW1	RW1	RW1	•
Reset	0	0	0	0	0	0	0	0	

Bits 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 6 – STALL1: Transmit STALL 1 Interrupt Enable

0: The Transmit Stall 1 interrupt is disabled.

1: The Transmit Stall 1 interrupt is enabled and an interrupt request will be generated when the Transmit Stall 1 Interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Stall 1 Interrupt Enable bit and disable the corresponding interrupt request.

• Bit 5 - STALL0: Transmit STALL 0 Interrupt Enable

0: The Transmit Stall 0 interrupt is disabled.

1: The Transmit Stall 0 interrupt is enabled and an interrupt request will be generated when the Transmit Stall 0 Interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmit Stall 0 Interrupt Enable bit and disable the corresponding interrupt request.

Bit 4 – RXSTP: Received Setup Interrupt Enable

0: The Received Setup interrupt is disabled.

1: The Received Setup interrupt is enabled and an interrupt request will be generated when the Received Setup Interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Received Setup Interrupt Enable bit and disable the corresponding interrupt request.

Bit 3 – TRFAIL1: Transfer Fail 1 Interrupt Enable

0: The Transfer Fail 1 interrupt is disabled.

1: The Transfer Fail 1 interrupt is enabled and an interrupt request will be generated when the Transfer Fail 1 Interrupt Flag is set.



The user should look into the descriptor table status located in ram to be informed about the error condition : ERRORFLOW, CRC.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transfer Fail 1 Interrupt Enable bit and disable the corresponding interrupt request.

Bit 2 – TRFAIL0: Transfer Fail 0 Interrupt Enable

0: The Transfer Fail bank 0 interrupt is disabled.

1: The Transfer Fail bank 0 interrupt is enabled and an interrupt request will be generated when the Transfer Fail 0 Interrupt Flag is set.

The user should look into the descriptor table status located in ram to be informed about the error condition : ERRORFLOW, CRC.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transfer Fail 0 Interrupt Enable bit and disable the corresponding interrupt request.

• Bit 1 – TRCPT1: Transfer Complete 1 Interrupt Enable

0: The Transfer Complete 1 interrupt is disabled.

1: The Transfer Complete 1 interrupt is enabled and an interrupt request will be generated when the Transfer Complete 1 Interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transfer Complete 1 Interrupt Enable bit and disable the corresponding interrupt request.

Bit 0 – TRCPT0: Transfer Complete 0 interrupt Enable

0: The Transfer Complete bank 0 interrupt is disabled.

1: The Transfer Complete bank 0 interrupt is enabled and an interrupt request will be generated when the Transfer Complete 0 Interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transfer Complete 0 interrupt Enable bit and disable the corresponding interrupt request.



30.8.3.7 Device Interrupt EndPoint Set

Name: EPINTENSET

Offset: $0x109 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
		STALL1	STALL0	RXSTP	TRFAIL1	TRFAIL0	TRCPT1	TRCPT0	Ĭ
Access	R	RW1	RW1	RW1	RW1	RW1	RW1	RW1	-
Reset	0	0	0	0	0	0	0	0	

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Endpoint Interrupt Enable Set (EPINTENCLR) register.

This register is cleared by USB reset or when EPEN[n] is zero.

Bits 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 6 – STALL1: Transmit Stall 1 Interrupt Enable

0: The Transmit Stall 1 interrupt is disabled.

1: The Transmit Stall 1 interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transmit bank 1 Stall interrupt.

Bit 5 – STALL0: Transmit Stall 0 Interrupt Enable

0: The Transmit Stall 0 interrupt is disabled.

1: The Transmit Stall 0 interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transmit bank 0 Stall interrupt.

Bit 4 – RXSTP: Received Setup Interrupt Enable

0: The Received Setup interrupt is disabled.

1: The Received Setup interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Received Setup interrupt.

Bit 3 – TRFAIL1: Transfer Fail bank 1 Interrupt Enable

0: The Transfer Fail interrupt is disabled.

1: The Transfer Fail interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transfer Fail interrupt.

Bit 3 – TRFAIL0: Transfer Fail bank 0 Interrupt Enable

0: The Transfer Fail interrupt is disabled.

1: The Transfer Fail interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transfer Fail interrupt.



Bit 1 – TRCPT1: Transfer Complete bank 1 interrupt Enable

0: The Transfer Complete bank 1 interrupt is disabled.

1: The Transfer Complete bank 1 interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transfer Complete 0 interrupt.

• Bit 0 – TRCPT0: Transfer Complete bank 0 interrupt Enable

0: The Transfer Complete bank 0 interrupt is disabled.

1: The Transfer Complete bank 0 interrupt is enabled.

Writing a zero to this bit has no effect.


Writing a one to this bit will enable the Transfer Complete 1 interrupt.



30.8.4 Device Registers - Endpoint RAM

30.8.4.1 Endpoint Descriptor structure

Data Buffers





30.8.4.2 Address of Data Buffer

Name: ADDR

Offset: 0x00 & 0x10 **Reset:** 0xxxxxxxx

Property: NA

Bit	31	30	29	28	27	26	25	24	
+3	ADDR[31:24]								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
+2				ADDR	[23:16]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
+1				ADDR	R[15:8]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
+0				ADDI	R[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R	
Reset	0	0	0	0	0	0	0	0	

• Bits 31:0 – ADDR[31:0]: Data Pointer Address Value

These bits define the data pointer address as an absolute word address in RAM. The two least significant bits must be zero to ensure the start address is 32-bit aligned.



30.8.4.3 Packet Size

Name: PCKSIZE

Offset: 0x04 & 0x14

Reset: 0xxxxxxxxx

Property: NA

Bit	31	30	29	28	27	26	25	24
+3	AUTO_ZLP		SIZE[2:0]			MULTI_PACKE	ET_SIZE[13:10]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
+2				MULTI_PACKI	ET_SIZE[9:2]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
+1	MULTI_PACK	MULTI_PACKET_SIZE[1:0]			BYTE-CO	UNT[13:8]		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
+0				BYTE_CO	UNT[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit 31 – AUTO_ZLP: Automatic Zero Length Packet

This bit defines the automatic Zero Length Packet mode of the endpoint.

0: Automatic Zero Length Packet is disabled.

When enabled, the USB module will manage the ZLP handshake by hardware. This bit is for IN endpoints only. When disabled the handshake should be managed by firmware.

Bits 30:28 – SIZE: Endpoint size

These bits contains the maximum packet size of the endpoint.



^{1:} Automatic Zero Length Packet is enabled.

Table 30-16. Endpoint Size

SIZE[2:0]	Description
0x0	8 Byte
0x1	16 Byte
0x2	32 Byte
0x3	64 Byte
0x4	128 Byte ⁽¹⁾
0x5	256 Byte (1)
0x6	512 Byte (1)
0x7	1023 Byte (1)

^{1.} for Isochronous endpoints only.

Bits 27:14 – MULTI_PACKET_SIZE: Multiple Packet Size

These bits define the 14-bit value that is used for multi-packet transfers.

For IN endpoints, MULTI_PACKET_SIZE holds the total number of bytes sent. MULTI_PACKET_SIZE should be written to zero when setting up a new transfer.

For OUT endpoints, MULTI_PACKET_SIZE holds the total data size for the complete transfer. This value must be a multiple of the maximum packet size.

Bits 13:0 – BYTE_COUNT: Byte Count

These bits define the 14-bit value that is used for the byte count.

For IN endpoints, BYTE_COUNT holds the number of bytes to be sent in the next IN transaction.

For OUT endpoint or SETUP endpoints, BYTE_COUNT holds the number of bytes received upon the last OUT or SETUP transaction.



30.8.4.4 Extended Register

Name: EXTREG

Offset: 0x08

Reset: 0xxxxxxxx

Property: NA

Bit	15	14	13	12	11	10	9	8			
+1			VARIABLE[10:4]								
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			
Bit	7	6	5	4	3	2	1	0			
+0		VARIAE	BLE[3:0]		SUBPID[3:0]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0			

Bits 15 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 14:4 – VARIABLE: VARIABLE

These bits define the VARIABLE field of a received extended token. These bits are updated when the USB has answered by an handshake token ACK to a LPM transaction. See Section 2.1.1 Protocol Extension Token in the reference document "ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum".

To support the USB2.0 Link Power Management addition the VARIABLE field should be read as described below.

Table 30-17. VARIABLE bit fields for LPM application

VARIABLES	Description
VARIABLE[3:0]	bLinkState (1)
VARIABLE[7:4]	BESL (2)
VARIABLE[8]	bRemoteWake (1)
VARIABLE[10:9]	Reserved

⁽¹⁾ for a definition of LPM Token bRemoteWake and bLinkState fields, refer to "Table 2-3 in the reference document ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum".

• Bits 3:0 – SUBPID: SUBPID

These bits define the SUBPID field of a received extended token. These bits are updated when the USB has answered by an handshake token ACK to a LPM transaction. See Section 2.1.1 Protocol Extension Token in the reference document "ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum".



⁽²⁾ for a definition of LPM Token BESL field, refer to "Table 2-3 in the reference document ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum" and "Table X-X1 in Errata for ECN USB 2.0 Link Power Management.

30.8.4.5 Device Status Bank

 Name:
 STATUS_BK

 Offset:
 0x0A & 0x1A

 Reset:
 0xxxxxxxxx

Property: NA

Bit	7	6	5	4	3	2	1	0
+0							ERROFLOW	CRCERR
Access	R/W	R/W						
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – ERROFLOW: Error Flow Status

This bit defines the Error Flow Status.

0: No Error Flow detected.

1: A Error Flow has been detected.

This bit is set when a Error Flow has been detected during transfer from/towards this bank.

For IN transfer, a NAK handshake has been sent. For OUT transfer, a NAK handshake has been sent. For Isochronous IN transfer, an under-run condition has occurred. For Isochronous OUT transfer, an overrun condition has occurred.

Bit 0 – CRCERR: CRC Error

This bit defines the CRC Error Status.

0: No CRC Error.

1: CRC Error detected.

This bit is set when a CRC error has been detected in an isochronous OUT endpoint bank.



30.8.5 Host Registers - Common

30.8.5.1 Control B

 Name:
 CTRLB

 Offset:
 0x08

 Reset:
 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
					L1RESUME	VBUSOK	BUSRESET	SOFE
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
					SPDCO	NF[1:0]	RESUME	
Access	R	R	R	R	R/W	R/W	R/W	R
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 11 – L1RESUME: Send USB L1 Resume

Writing 0 to this bit has no effect.

1: Generates a USB L1 Resume on the USB bus. This bit should only be set when the Start-of-Frame generation is enabled (SOFE bit set). The duration of the USB L1 Resume is defined by the EXTREG.VARIABLE[7:4] bits field also known as BESL (See LPM ECN). See also "Extended Register" on page 804.

This bit is cleared when the USB L1 Resume has been sent or when a USB reset is requested.

Bit 10 – VBUSOK: VBUS is OK

0: The USB module is notified that the VBUS on the USB line is not powered.

1: The USB module is notified that the VBUS on the USB line is powered.

This notifies the USB HOST that USB operations can be started. When this bit is zero and even if the USB HOST is configured and enabled, HOST operation is halted. Setting this bit will allow HOST operation when the USB is configured and enabled.

Bit 9 – BUSRESET: Send USB Reset

0: Reset generation is disabled. It is written to zero when the USB reset is completed or when a device disconnection is detected. Writing zero has no effect.

1: Generates a USB Reset on the USB bus.

Bit 8 – SOFE: Start-of-Frame Generation Enable

0: The SOF generation is disabled and the USB bus is in suspend state.

1: Generates SOF on the USB bus in full speed and keep it alive in low speed mode. This bit is automatically set at the end of a USB reset (INTFLAG.RST) or at the end of a downstream resume (INTFLAG.DNRSM) or at the end of L1 resume.

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



Bits 3:2 – SPDCONF: Speed Configuration for Host
 These bits select the host speed configuration as shown below

Table 30-18. SPDCONF Selection

SPDCONF[1:0]	Description
0x0	Low and Full Speed capable
0x1	Reserved
0x2	Reserved
0x3	Reserved

Bit 1 – RESUME: Send USB Resume

Writing 0 to this bit has no effect.

1: Generates a USB Resume on the USB bus.

This bit is cleared when the USB Resume has been sent or when a USB reset is requested.

Bit 0 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



30.8.5.2 Host Start-of-Frame Control Register

 Name:
 HSOFC

 Offset:
 0x0A

 Reset:
 0x0000

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	FLENCE					FLEN	C[3:0]	
Access	R/W	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

During a very short period just before transmitting a Start-of-Frame, this register is locked. Thus, after writing, it is recommended to check the register value, and write this register again if necessary. This register is cleared upon a USB reset.

• Bit 7 – FLENCE: Frame Length Control Enable

- 0: The internal frame length down counter is loaded with default value as shown below in the table.
- 1: The internal frame length down counter is loaded with FLENC[3:0] value at the beginning of a frame.

Table 30-19. Internal Frame Length Down-Counter

FLENCE	Frame Timing	Internal Frame Length Down-Counter Load Value
0	Internal Frame Length (Low Speed, Full Speed)	11999 (gives 1 ms frame rate at 12Mhz)
	Beginning of Frame	FLENC[3:0]
1	Internal Frame Length with Frame correction	The signed value from FLENC[3:0] is added to the internal Frame length (see FLENCE = 0) at all speeds.

Bits 3:0 – FLENC: Frame Length Control

These bits define the signed value of the 4-bit FLENC that is added to the Internal Frame Length when FLENCE is one. The internal Frame length is the top value of the frame counter when FLENCE is zero.



30.8.5.3 Status Register

Name: STATUS
Offset: 0x0C
Reset: 0x0000
Property: Read only

Bit	7	6	5	4	3	2	1	0	
	LINESTA	ATE[1:0]			SPEE	D[1:0]			1
Access	R	R	R	R	R	R	R	R	_
Reset	0	0	0	0	0	0	0	0	

Bits 7:6 – LINESTATE: USB Line State Status

These bits define the current line state DP/DM.

Table 30-20. Line State

LINESTATE[1:0]	USB Line Status
0x0	SE0/RESET
0x1	FS-J or LS-K State
0x2	FS-K or LS-J State

Bits 5:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 3:2 - SPEED[1:0]: Speed Status

These bits define the current speed used by the host.

Table 30-21. Speed Status

SPEED[1:0]	Speed Status
0x0	Full-speed mode
0x1	Reserved
0x2	Low-speed mode
0x3	Reserved

Bits 1:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



30.8.5.4 Host Frame Number Register

 Name:
 FNUM

 Offset:
 0x10

 Reset:
 0x0000

Property: Write-Protected

Property:

Bit	15	14	13	12	11	10	9	8
					FNUM	[10:5]		
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			FNUM[4:0]					
Access	R/W	R/W	R/W	R/W	R/W	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 15:14 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 13:3 – FNUM: Frame Number

These bits contains the current SOF number.

These bits can be written by software to initialize a new frame number value. In this case, at the next SOF, the FNUM field takes its new value.

As the FNUM register lies across two consecutive byte addresses, writing byte-wise (8-bits) to the FNUM register may produce incorrect frame number generation. It is recommended to write FNUM register word-wise (32-bits) or half-word-wise (16-bits).

Bits 2:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



30.8.5.5 Host Frame Length Register

Name: FLENHIGH

Offset: 0x12
Reset: 0x0000
Property: Read-Only

Bit	7	6	5	4	3	2	1	0
				FLENHI	GH[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 7:0 – FLENHIGH: Frame Length

These bits contains the 8 high-order bits of the internal frame counter.

Table 30-22. Counter description versus speed

Table 30-23. Counter Description vs. Speed

Host Register STATUS.SPEED	Description
Full Speed	With a USB clock running at 12MHz, counter length is 12000 to ensure a SOF generation every 1 ms



30.8.5.6 Host Interrupt Enable Register Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.

Name: INTENCLR

Offset: 0x14 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
							DDISC	DCONN
Access	R/	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RAMACER	UPRSM	DNRSM	WAKEUP	RST	HSOF		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – DDISC: Device Disconnection Interrupt Enable

0: The Device Disconnection interrupt is disabled.

1: The Device Disconnection interrupt is enabled and an interrupt request will be generated when the Device Disconnection interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Device Disconnection interrupt Enable bit and disable the corresponding interrupt request.

• Bit 8 – DCONN: Device Connection Interrupt Enable

0: The Device Connection interrupt is disabled.

1: The Device Connection interrupt is enabled and an interrupt request will be generated when the Device Connection interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Device Connection interrupt Enable bit and disable the corresponding interrupt request.

Bit 7 – RAMACER: RAM Access Interrupt Enable

0: The RAM Access interrupt is disabled.

1: The RAM Access interrupt is enabled and an interrupt request will be generated when the RAM Access interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the RAM Access interrupt Enable bit and disable the corresponding interrupt request.

Bit 6 – UPRSM: Upstream Resume from Device Interrupt Enable

0: The Upstream Resume interrupt is disabled.



1: The Upstream Resume interrupt is enabled and an interrupt request will be generated when the Upstream Resume interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Upstream Resume interrupt Enable bit and disable the corresponding interrupt request.

Bit 5 – DNRSM: Down Resume Interrupt Enable

0: The Down Resume interrupt is disabled.

1: The Down Resume interrupt is enabled and an interrupt request will be generated when the Down Resume interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Down Resume interrupt Enable bit and disable the corresponding interrupt request.

Bit 4 – WAKEUP: Wake Up Interrupt Enable

0: The Wake Up interrupt is disabled.

1: The Wake Up interrupt is enabled and an interrupt request will be generated when the Wake Up interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Wake Up interrupt Enable bit and disable the corresponding interrupt request.

Bit 3 – RST: BUS Reset Interrupt Enable

0: The Bus Reset interrupt is disabled.

1: The Bus Reset interrupt is enabled and an interrupt request will be generated when the Bus Reset interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Bus Reset interrupt Enable bit and disable the corresponding interrupt request.

Bit 2 – HSOF: Host Start-of-Frame Interrupt Enable

0: The Host Start-of-Frame interrupt is disabled.

1: The Host Start-of-Frame interrupt is enabled and an interrupt request will be generated when the Host Start-of-Frame interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Host Start-of-Frame interrupt Enable bit and disable the corresponding interrupt request.

Bits 1:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



30.8.5.7 Host Interrupt Enable Register Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear (INTENCLR) register.

Name: INTENSET

Offset: 0x18 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
							DDISC	DCONN
Access	R/W	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RAMACER	UPRSM	DNRSM	WAKEUP	RST	HSOF		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – DDISC: Device Disconnection Interrupt Enable

0: The Device Disconnection interrupt is disabled.

1: The Device Disconnection interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Device Disconnection interrupt bit and enable the DDSIC interrupt.

Bit 8 – DCONN: Device Connection Interrupt Enable

0: The Device Connection interrupt is disabled.

1: The Device Connection interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Device Connection interrupt bit and enable the DCONN interrupt.

Bit 7 – RAMACER: RAM Access Interrupt Enable

0: The RAM Access interrupt is disabled.

1: The RAM Access interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the RAM Access interrupt bit and enable the RAMACER interrupt.

Bit 6 – UPRSM: Upstream Resume from the device Interrupt Enable

0: The Upstream Resume interrupt is disabled.

1: The Upstream Resume interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Upstream Resume interrupt bit and enable the UPRSM interrupt.

Bit 5 – DNRSM: Down Resume Interrupt Enable

0: The Down Resume interrupt is disabled.



1: The Down Resume interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Down Resume interrupt Enable bit and enable the DNRSM interrupt.

Bit 4 – WAKEUP: Wake Up Interrupt Enable

0: The WakeUp interrupt is disabled.

1: The WakeUp interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Wake Up interrupt Enable bit and enable the WAKEUP interrupt request.

Bit 3 – RST: Bus Reset Interrupt Enable

0: The Bus Reset interrupt is disabled.

1: The Bus Reset interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Bus Reset interrupt Enable bit and enable the Bus RST interrupt.

Bit 2 – HSOF: Host Start-of-Frame Interrupt Enable

0: The Host Start-of-Frame interrupt is disabled.

1: The Host Start-of-Frame interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Host Start-of-Frame interrupt Enable bit and enable the HSOF interrupt.

Bits 1:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



30.8.5.8 Host Interrupt Flag Register

Name: INTFLAG

Offset: 0x1C **Reset:** 0x0000

Property: -

Bit	15	14	13	12	11	10	9	8
							DDISC	DCONN
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	RAMACER	UPRSM	DNRSM	WAKEUP	RST	HSOF		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 9 – DDISC: Device Disconnection Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the device has been removed from the USB Bus and will generate an interrupt if INTEN-CLR/SET.DDISC is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DDISC Interrupt Flag.

Bit 8 – DCONN: Device Connection Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a new device has been connected to the USB BUS and will generate an interrupt if INTEN-CLR/SET.DCONN is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the DCONN Interrupt Flag.

Bit 7 – RAMACER: RAM Access Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a RAM access error occurs during IN data stage or when an underflow occurs during an OUT stage and will generate an interrupt if INTENCLR/SET.RAMACER is one.

Writing a zero to this bit has no effect.

Bit 6 – UPRSM: Upstream Resume from the Device Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB has received an Upstream Resume signal from the Device and will generate an interrupt if INTENCLR/SET.UPRSM is one.

Writing a zero to this bit has no effect.



Bit 5 – DNRSM: Down Resume Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when the USB has sent a Down Resume and will generate an interrupt if INTENCLR/SET.DRSM is one.

Writing a zero to this bit has no effect.

Bit 4 – WAKEUP: Wake Up Interrupt Flag

This flag is cleared by writing a one.

This flag is set when:

- The host controller is in suspend mode (SOFE is zero) and an upstream resume from the device is detected.
- The host controller is in suspend mode (SOFE is zero) and an device disconnection is detected.
- The host controller is in operational state (VBUSOK is one) and an device connection is detected.

In all cases it will generate an interrupt if INTENCLR/SET.WAKEUP is one.

Writing a zero to this bit has no effect.

Bit 3 – RST: Bus Reset Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Bus "Reset" has been sent to the Device and will generate an interrupt if INTEN-CLR/SET.RST is one.

Writing a zero to this bit has no effect.

Bit 2 – HSOF: Host Start-of-Frame Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a USB "Host Start-of-Frame" in Full Speed or a keep-alive in Low Speed has been sent (every 1 ms) and will generate an interrupt if INTENCLR/SET.HSOF is one.

The value of the FNUM register is updated.

Writing a zero to this bit has no effect.

Bits 1:0 - Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



30.8.5.9 Pipe Interrupt Summary Register

Name: PINTSMRY

Offset: 0x20

Reset: 0x00000000 **Property:** Read-only

Bit	15	14	13	12	11	10	9	8	
+1				PINT	[15:8]				
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
+0		PINT[7:0]							
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	

Bits 15:0 – PINT: Pipe Interrupt Summary Register

The flag PINT[n] is set when an interrupt is triggered by the pipe n. See "Host Pipe Interrupt Flag Register" on page 794 register in the Host Pipe Register section.

This bit will be cleared when there are no interrupts pending for Pipe n.

Writing to this bit has no effect.



30.8.6 Host Registers - Pipe

30.8.6.1 Host Pipe n Configuration Register

Name: PCFGn

Offset: $0x100 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

Property:

Bit	7	6	5	4	3	2	1	0
			PTYPE[2:0]			вк	PTOKI	EN[1:0]
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:3 – PTYPE: Type of the Pipe

These bits contains the pipe type.

Table 30-24. Type of the Pipe

PTYPE[2:0]	Description
0x0	Pipe is disabled
0x1	Pipe is enabled and configured as CONTROL
0x2	Pipe is enabled and configured as ISO
0x3	Pipe is enabled and configured as BULK
0x4	Pipe is enabled and configured as INTERRUPT
0x5	Pipe is enabled and configured as EXTENDED
0x06-0x7	Reserved

Theses bits are cleared upon sending a USB reset.

• Bit 2 – BK: Pipe Bank

0: A single bank is used for the pipe.

1: A double bank is used for the pipe.

This bit selects the number of banks for the pipe.

For control endpoints writing a zero to this bit is required as only Bank0 is used for Setup/In/Out transactions.

This bit is cleared when a USB reset is sent.

Table 30-25. Bank

BK ⁽¹⁾	Description
0x0	Single-bank endpoint
0x1	Double-bank endpoint



1. Bank field is ignored when PTYPE is configured as EXTENDED

• Bits 1:0 – PTOKEN: Pipe Token These bits contains the pipe token.

Table 30-26. Pipe Token

PTOKEN[1:0] (1)	Description
0x0	SETUP (2)
0x1	IN
0x2	OUT
0x3	Reserved

- 1. PTOKEN field is ignored when PTYPE is configured as EXTENDED
- 2. Available only when PTYPE is configured as CONTROL

Theses bits are cleared upon sending a USB reset.



30.8.6.2 Interval for the Bulk-Out/Ping transaction Register

Name: BINTERVAL

Offset: $0x103 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0					
	BINTERVAL[7:0]												
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	0	0	0	0	0	0	0	0					

Bits 7:0 – BINTERVAL: BINTERVAL

These bits contains the Ping/Bulk-out period.

These bits are cleared when a USB reset is sent or when PEN[n] is zero.

BINTERVAL	Description
=0	Multiple consecutive OUT token is sent in the same frame until it is acked by the peripheral
>0	One OUT token is sent every BINTERVAL frame until it is acked by the peripheral

Depending from the type of pipe the desired period is defined as:

Table 30-27. Pipe Type

PTYPE	Description
Interrupt	1 ms to 255 ms
Isochronous	2^(Binterval) * 1 ms
Bulk or control	1 ms to 255 ms
EXT LPM	bInterval ignored. Always 1 ms when a NYET is received.



30.8.6.3 Pipe Status Clear Register n

Name: PSTATUSCLR

Offset: $0x104 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

Вії	/		. 5	4			. 1	
	BK1RDY	BK0RDY		PFREEZE		CURBK		DTGL
Access	RW1	RW1	R	RW1	R	RW1	R	RW1
Reset	0	0	0	0	0	0	0	0

Bit 7 – BK1RDY: Bank 1 Clear

Writing a zero to this bit has no effect.

Writing a one to this bit will clear PSTATUS.BK1RDY bit.

Bit 6 – BK0RDY: Bank 0 Clear

Writing a zero to this bit has no effect.

Writing a one to this bit will clear PSTATUS.BK0RDY bit.

Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bit 4 – PFREEZE: Pipe Freeze Clear

Writing a zero to this bit has no effect.

Writing a one to this bit will clear PSTATUS.PFREEZE bit.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – CURBK: Current Bank

Writing a zero to this bit has no effect.

Writing a one to this bit will clear PSTATUS.CURBK bit.

Bit 1 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 0 – DTGL: Data Toggle Clear

Writing a zero to this bit has no effect.

Writing a one to this bit will clear PSTATUS.DTGL bit.



30.8.6.4 Pipe Status Set Register n

Name: PSTATUSSET

Offset: $0x105 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
	BK1RDY	BK0RDY		PFREEZE		CURBK		DTGL	
Access	RW1	RW1	R	RW1	R	RW1	R	RW1	-
Reset	0	0	0	0	0	0	0	0	

Bit 7– BK1RDY: Bank 1 Set

Writing a zero to this bit has no effect.

Writing a one to this bit will set the bit PSTATUS.BK1RDY.

Bit 6 – BK0RDY: Bank 0 Set

Writing a zero to this bit has no effect.

Writing a one to this bit will set the bit PSTATUS.BK0RDY.

Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 4 – PFREEZE: Pipe Freeze

Writing a zero to this bit has no effect.

Writing a one to this bit will set PSTATUS.PFREEZE bit.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – CURBK: Current Bank

Writing a zero to this bit has no effect.

Writing a one to this bit will set PSTATUS.CURBK bit.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bit 0 – DTGL: Data Toggle Set

Writing a zero to this bit has no effect.

Writing a one to this bit will set PSTATUS.DTGL bit.



30.8.6.5 Pipe Status Register n

Name: PSTATUS

Offset: $0x106 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

Bit	7	6	5	4	3	2	1	. 0	
	BK1RDY	BK0RDY		PFREEZE		CURBK		DTGL	Ì
Access	R	R	R	R	R	R	R	R	•
Reset	0	0	0	0	0	0	0	0	

Bit 7– BK1RDY: Bank 1 is ready

0: The bank number 1 is not ready: For IN the bank is empty. For Control/OUT the bank is not yet fill in.

1: The bank number 1 is ready: For IN the bank is filled full. For Control/OUT the bank is filled in.

Writing a one to the bit EPSTATUSCLR.BK1RDY will clear this bit.

Writing a one to the bit EPSTATUSSET.BK1RDY will set this bit.

This bank is not used for Control pipe.

Bit 6 – BK0RDY: Bank 0 is ready

0: The bank number 0 is not ready: For IN the bank is not empty. For Control/OUT the bank is not yet fill in.

1: The bank number 0 is ready: For IN the bank is filled full. For Control/OUT the bank is filled in.

Writing a one to the bit EPSTATUSCLR.BK0RDY will clear this bit.

Writing a one to the bit EPSTATUSSET.BK0RDY will set this bit.

This bank is the only one used for Control pipe.

Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 4 – PFREEZE: Pipe Freeze

0: The Pipe operates in normal operation.

1: The Pipe is frozen and no additional requests will be sent to the device on this pipe address.

Writing a one to the bit EPSTATUSCLR.PFREEZE will clear this bit.

Writing a one to the bit EPSTATUSSET.PFREEZE will set this bit.

- This bit is also set by the hardware:
- When a STALL handshake has been received.
- After a PIPE has been enabled (rising of bit PEN.N).
- When an LPM transaction has completed whatever handshake is returned or the transaction was timed-out.
- When a pipe transfer was completed with a pipe error. See "Host Pipe Interrupt Flag Register" on page 794.

When PFREEZE bit is set while a transaction is in progress on the USB bus, this transaction will be properly completed. PFREEZE bit will be read as "1" only when the ongoing transaction will have been completed.

Bit 3 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bit 2 – CURBK: Current Bank

0: The bank0 is the bank that will be used in the next single/multi USB packet.

1: The bank1 is the bank that will be used in the next single/multi USB packet.



Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bit 0 - DTGL: Data Toggle Sequence

0: The PID of the next expected transaction will be zero: data 0.

1: The PID of the next expected transaction will be one: data 1.

Writing a one to the bit EPSTATUSCLR.DTGL will clear this bit.

Writing a one to the bit EPSTATUSSET.DTGL will set this bit.

This bit is toggled automatically by hardware after a data transaction.

This bit will reflect the data toggle in regards of the token type (IN/OUT/SETUP).




30.8.6.6 Host Pipe Interrupt Flag Register

Name: PINTFLAG

Offset: $0x107 + (n \times 0x20)$

Reset: 0x0000

Property: -



Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 5 – STALL: STALL Received Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a stall occurs and will generate an interrupt if PINTENCLR/SET.STALL is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the STALL Interrupt Flag.

Bit 4 – TXSTP: Transmitted Setup Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Transfer Complete occurs and will generate an interrupt if PINTENCLR/SET.TXSTP is one. Writing a zero to this bit has no effect.

Writing a one to this bit clears the TXSTP Interrupt Flag.

Bit 3 – PERR: Pipe Error Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a pipe error occurs and will generate an interrupt if PINTENCLR/SET.PERR is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the PERR Interrupt Flag.

Bit 2 – TRFAIL: Transfer Fail Interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Transfer Fail occurs and will generate an interrupt if PINTENCLR/SET.TRFAIL is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the TRFAIL Interrupt Flag.

Bit 1 – TRCPT1: Transfer Complete 1 interrupt Flag

This flag is cleared by writing a one to the flag.

This flag is set when a Transfer Complete occurs and will generate an interrupt if PINTENCLR/SET.TRCPT1 is one. PINTFLAG.TRCPT1 is set for a double bank IN/OUT pipe when current bank is 1.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the TRCPT1 Interrupt Flag.

Bit 0 – TRCPT0: Transfer Complete 0 interrupt Flag

This flag is cleared by writing a one to the flag.



This flag is set when a Transfer complete occurs and will generate an interrupt if PINTENCLR/SET.TRCPT0 is one. PINTFLAG.TRCPT0 is set for a single bank IN/OUT pipe or a double bank IN/OUT pipe when current bank is 0.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the TRCPT0 Interrupt Flag.




30.8.6.7 Host Pipe Interrupt Enable Register

Name: PINTENCLR

Offset: $0x108 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected



This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Pipe Interrupt Enable Set (PINTENSET) register.

This register is cleared by USB reset or when PEN[n] is zero.

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 5 – STALL: Received Stall Interrupt Enable

0: The received Stall interrupt is disabled.

1: The received Stall interrupt is enabled and an interrupt request will be generated when the received Stall interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Received Stall interrupt Enable bit and disable the corresponding interrupt request.

• Bit 4 – TXSTP: Transmitted Setup Interrupt Enable

0: The Transmitted Setup interrupt is disabled.

1: The Transmitted Setup interrupt is enabled and an interrupt request will be generated when the Transmitted Setup interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transmitted Setup interrupt Enable bit and disable the corresponding interrupt request.

Bit 3 – PERR: Pipe Error Interrupt Enable

0: The Pipe Error interrupt is disabled.

1: The Pipe Error interrupt is enabled and an interrupt request will be generated when the Pipe Error interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Pipe Error interrupt Enable bit and disable the corresponding interrupt request.

• Bit 2 - TRFAIL: Transfer Fail Interrupt Enable

0: The Transfer Fail interrupt is disabled.

1: The Transfer Fail interrupt is enabled and an interrupt request will be generated when the Transfer Fail interrupt Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transfer Fail interrupt Enable bit and disable the corresponding interrupt request.



• Bit 1 – TRCPT1: Transfer Complete Bank 1 interrupt Enable

0: The Transfer Complete Bank 1 interrupt is disabled.

1: The Transfer Complete Bank 1 interrupt is enabled and an interrupt request will be generated when the Transfer Complete interrupt Flag 1 is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transfer Complete interrupt Enable bit 1 and disable the corresponding interrupt request.

Bit 0 – TRCPT0: Transfer Complete Bank 0 interrupt Enable

0: The Transfer Complete Bank 0 interrupt is disabled.

1: The Transfer Complete Bank 0 interrupt is enabled and an interrupt request will be generated when the Transfer Complete interrupt 0 Flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Transfer Complete interrupt Enable bit 0 and disable the corresponding interrupt request.



30.8.6.8 Host Interrupt Pipe Set Register

Name: PINTENSET

Offset: $0x109 + (n \times 0x20)$

Reset: 0x0000

Property: Write-Protected

Bit 7 6 5 3 2 0 1 4 **STALL TXSTP PERR TRFAIL** TRCPT1 TRCPT0 R R RW1 RW1 RW1 RW1 RW1 RW1 Access 0 0 0 0 0 0 0 0 Reset

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Pipe Interrupt Enable Set (PINTENCLR) register.

This register is cleared by USB reset or when PEN[n] is zero.

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 5 – STALL: Stall Interrupt Enable

0: The Stall interrupt is disabled.

1: The Stall interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Stall interrupt.

Bit 4 – TXSTP: Transmitted Setup Interrupt Enable

0: The Transmitted Setup interrupt is disabled.

1: The Transmitted Setup interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transmitted Setup interrupt.

Bit 3 – PERR: Pipe Error Interrupt Enable

0: The Pipe Error interrupt is disabled.

1: The Pipe Error interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Pipe Error interrupt.

Bit 2 – TRFAIL: Transfer Fail Interrupt Enable

0: The Transfer Fail interrupt is disabled.

1: The Transfer Fail interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transfer Fail interrupt.

Bit 1 – TRCPT1: Transfer Complete 1 interrupt Enable

0: The Transfer Complete 1 interrupt is disabled.

1: The Transfer Complete 1 interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will enable the Transfer Complete interrupt Enable bit 1.



• Bit 0 – TRCPT0: Transfer Complete 0 interrupt Enable

0: The Transfer Complete 0 interrupt is disabled.

1: The Transfer Complete 0 interrupt is enabled.

Writing a zero to this bit has no effect.


Writing a one to this bit will enable the Transfer Complete interrupt Enable bit 0.



30.8.7 Host Registers - Pipe RAM

30.8.7.1 Pipe Descriptor Structure

Data Buffers





30.8.7.2 Address of the Data Buffer

Name: ADDR

Offset: 0x00 & 0x10 **Reset:** 0xxxxxxxx

Property: NA

Bit	31	30	29	28	27	26	25	24
+3				ADDR	[31:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
+2				ADDR	[23:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
+1				ADDR	R[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
+0				ADDI	R[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R	R
Reset	0	0	0	0	0	0	0	0

• Bits 31:0 – ADDR[31:0]: Data Pointer Address Value

These bits define the data pointer address as an absolute double word address in RAM. The two least significant bits must be zero to ensure the descriptor is 32-bit aligned.



30.8.7.3 Packet Size

Name: PCKSIZE

Offset: 0x04 & 0x14

Reset: 0xxxxxxxx

Property: NA

Bit	31	30	29	28	27	26	25	24
+3	AUTO_ZLP		SIZE[2:0]	MULTI_PACKET_SIZE[13:10]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
+2				MULTI_PACK	ET_SIZE[9:2]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
+1	MULTI_PACK	ET_SIZE[1:0]			BYTE-CO	UNT[13:8]		
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
+0				BYTE_CO	OUNT[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

• Bit 31– AUTO_ZLP: Automatic Zero Length Packet

This bit defines the automatic Zero Length Packet mode of the pipe.

0: Automatic Zero Length Packet is disabled.

1: Automatic Zero Length Packet is enabled.

When enabled, the USB module will manage the ZLP handshake by hardware. This bit is for OUT pipes only. When disabled the handshake should be managed by firmware.

Bits 30:28 – SIZE: Pipe size

These bits contains the size of the pipe.

Theses bits are cleared upon sending a USB reset.



Table 30-28. Pipe Size

SIZE[2:0]	Description
0x0	8 Byte
0x1	16 Byte
0x2	32 Byte
0x3	64 Byte
0x4	128 Byte (1)
0x5	256 Byte (1)
0x6	512 Byte (1)
0x7	1024 Byte in HS mode (1) 1023 Byte in FS mode (1)

(1) for Isochronous pipe only.

Bits 27:14 – MULTI_PACKET_SIZE: Multi Packet IN or OUT size

These bits define the 14-bit value that is used for multi-packet transfers.

For IN pipes, MULTI_PACKET_SIZE holds the total number of bytes sent. MULTI_PACKET_SIZE should be written to zero when setting up a new transfer.

For OUT pipes, MULTI_PACKET_SIZE holds the total data size for the complete transfer. This value must be a multiple of the maximum packet size.

Bits 13:0 – BYTE_COUNT: Byte Count

These bits define the 14-bit value that contains number of bytes sent in the last OUT or SETUP transaction for an OUT pipe, or of the number of bytes to be received in the next IN transaction for an input pipe.



30.8.7.4 Extended Register

Name: EXTREG

Offset: 0x08

Reset: 0xxxxxxxx

Property: NA

Bit	15	14	13	12	11	10	9	8
+1					VARIABLE[10:4]			
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
+0		VARIAE	BLE[3:0]			SUBP	ID[3:0]	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 14:4 – VARIABLE: Extended variable

These bits define the VARIABLE field sent with extended token. See "Section 2.1.1 Protocol Extension Token in the reference document ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum."

To support the USB2.0 Link Power Management addition the VARIABLE field should be set as described below.

Table 30-29. VARIABLE bit fields for LPM application

VARIABLE	Description
VARIABLE[3:0]	bLinkState (1)
VARIABLE[7:4]	BESL (See LPM ECN) (2)
VARIABLE[8]	bRemoteWake (1)
VARIABLE[10:9]	Reserved

for a definition of LPM Token bRemoteWake and bLinkState fields, refer to "Table 2-3 in the reference document ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum"

• Bits 3:0 - SUBPID: SUBPID

These bits define the SUBPID field sent with extended token. See "Section 2.1.1 Protocol Extension Token in the reference document ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum".

To support the USB2.0 Link Power Management addition the SUBPID field should be set as described in "Table 2.2 SubPID Types in the reference document ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum".



^{2.} for a definition of LPM Token BESL field, refer to "Table 2-3 in the reference document ENGINEERING CHANGE NOTICE, USB 2.0 Link Power Management Addendum" and "Table X-X1 in Errata for ECN USB 2.0 Link Power Management.

30.8.7.5 Host Status Bank

Name: STATUS_BK
Offset: 0x0A & 0x1A
Reset: 0xxxxxxxx

Property: NA



Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bit 2 - ERROFLOW: Error Flow Status

This bit defines the Error Flow Status.

0: No Error Flow detected.

1: A Error Flow has been detected.

This bit is set when a Error Flow has been detected during transfer from/towards this bank.

For IN transfer, a NAK handshake has been received. For OUT transfer, a NAK handshake has been received. For Isochronous IN transfer, an overrun condition has occurred. For Isochronous OUT transfer, an underflow condition has occurred.

Bit 0 – CRCERR: CRC Error

This bit defines the CRC Error Status.

0: No CRC Error.

1: CRC Error detected.

This bit is set when a CRC error has been detected in an isochronous IN endpoint bank.



30.8.7.6 Host Control Pipe

Name: CTRL_PIPE

Offset: 0x0C

Reset: 0xxxxxxxx

Property: Write-Protected, Write-Synchronized, Read-Synchronized

Bit	15	14	13	12	11	10	9	8
+1		PERM	AX[3:0]			PEPNU	JM[3:0]	
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
+0					PDADDR[6:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – PERMAX: Pipe Error Max Number

These bits define the maximum number of error for this Pipe before freezing the pipe automatically.

Bits 11:8 – PEPNUM: Pipe EndPoint Number

These bits define the number of endpoint for this Pipe.

Bits 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 6:0 – PDADDR: Pipe Device Address

These bits define the Device Address for this pipe.



30.8.7.7 Host Status Pipe

Property: Write-Protected, Write-Synchronized, Read-Synchronized

Bit	15	14	13	12	11	10	9	8
+1								
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
+0		ERCNT[2:0]		CRC16ER	TOUTER	PIDER	DAPIDER	DTGLER
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 7:5 – ERCNT: Pipe Error Counter

These bits define the number of errors detected on the pipe.

Bit 4 – CRC16ER: CRC16 ERROR

This bit defines the CRC16 Error Status.

0: No CRC 16 Error detected.

1: A CRC 16 error has been detected.

This bit is set when a CRC 16 error has been detected during a IN transactions.

Bit 3 – TOUTER: TIME OUT ERROR

This bit defines the Time Out Error Status.

0: No Time Out Error detected.

1: A Time Out error has been detected.

This bit is set when a Time Out error has been detected during a USB transaction.

Bit 2 – PIDER: PID ERROR

This bit defines the PID Error Status.

0: No PID Error detected.

1: A PID error has been detected.

This bit is set when a PID error has been detected during a USB transaction.

Bit 1 – DAPIDER: Data PID ERROR

This bit defines the PID Error Status.

0: No Data PID Error detected.

1: A Data PID error has been detected.

This bit is set when a Data PID error has been detected during a USB transaction.

Bit 0 – DTGLER: Data Toggle Error

This bit defines the Data Toggle Error Status.



0: No Data Toggle Error.

1: Data Toggle Error detected.

This bit is set when a Data Toggle Error has been detected.



31. ADC – Analog-to-Digital Converter

31.1 Overview

The Analog-to-Digital Converter (ADC) converts analog signals to digital values. The ADC has 12-bit resolution, and is capable of converting up to 350ksps. The input selection is flexible, and both differential and single-ended measurements can be performed. An optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.

ADC measurements can be started by either application software or an incoming event from another peripheral in the device. ADC measurements can be started with predictable timing, and without software intervention.

Both internal and external reference voltages can be used.

An integrated temperature sensor is available for use with the ADC. The bandgap voltage as well as the scaled I/O and core voltages can also be measured by the ADC.

The ADC has a compare function for accurate monitoring of user-defined thresholds, with minimum software intervention required.

The ADC may be configured for 8-, 10- or 12-bit results, reducing the conversion time. ADC conversion results are provided left- or right-adjusted, which eases calculation when the result is represented as a signed value. It is possible to use DMA to move ADC results directly to memory or peripherals when conversions are done.

31.2 Features


- 8-. 10- or 12-bit resolution
- Up to 350,000 samples per second (350ksps)
- Differential and single-ended inputs
 - Up to 32 analog inputs
 - 25 positive and 10 negative, including internal and external
- Five internal inputs
 - Bandgap
 - Temperature sensor
 - DAC
 - Scaled core supply
 - Scaled I/O supply
- 1/2x to 16x gain
- Single, continuous and pin-scan conversion options
- Windowing monitor with selectable channel
- Conversion range:
 - V_{ref} [1v to V_{DDANA} 0.6V]
 - ADCx * GAIN [0V to -V_{ref}]
- Built-in internal reference and external reference options
 - Four bits for reference selection



- Event-triggered conversion for accurate timing (one event input)
- Optional DMA transfer of conversion result
- Hardware gain and offset compensation
- Averaging and oversampling with decimation to support, up to 16-bit result
- Selectable sampling time

31.3 Block Diagram

Figure 31-1. ADC Block Diagram



31.4 Signal Description

Signal Name	Туре	Description
VREFA	Analog input	External reference voltage A
VREFB	Analog input	External reference voltage B
ADC[190] ⁽¹⁾	Analog input	Analog input channels

Note: 1. Refer to "Configuration Summary" on page 3 for details on exact number of analog input channels.

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.



31.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

31.5.1 I/O Lines

Using the ADC's I/O lines requires the I/O pins to be configured using the port configuration (PORT). Refer to "PORT" on page 363 for details.

31.5.2 Power Management

The ADC will continue to operate in any sleep mode where the selected source clock is running. The ADC's interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting the sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

31.5.3 Clocks

The ADC bus clock (CLK_ADC_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_ADC_APB can be found in the Table 14-1.

A generic clock (GCLK_ADC) is required to clock the ADC. This clock must be configured and enabled in the Generic Clock Controller (GCLK) before using the ADC. Refer "GCLK – Generic Clock Controller" on page 80 for details.

This generic clock is asynchronous to the bus clock (CLK_ADC_APB). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 820 for further details.

31.5.4 DMA

The DMA request lines are connected to the DMA controller (DMAC). Using the ADC DMA requests, requires the DMA controller to be configured first. Refer ro "DMAC – Direct Memory Access Controller" on page 256 for details.

31.5.5 Interrupts

The interrupt request line is connected to the interrupt controller. Using ADC interrupts requires the interrupt controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

31.5.6 Events

Events are connected to the Event System. Refer to "EVSYS - Event System" on page 390 for details.

31.5.7 Debug Operation

When the CPU is halted in debug mode, the ADC will halt normal operation. The ADC can be forced to continue operation during debugging. Refer to the Debug Control register (DBGCTRL) for details.

31.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following register:

Interrupt Flag Status and Clear register (INTFLAG)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode or the CPU reset is extended, all write-protection is automatically disabled. Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

31.5.9 Analog Connections

I/O-pins AIN0 to AIN19 as well as the AREFA/AREFB reference voltage pin are analog inputs to the ADC.



31.5.10 Calibration

The values BIAS_CAL and LINEARITY_CAL from the production test must be loaded from the NVM Software Calibration Area into the ADC Calibration register (CALIB) by software to achieve specified accuracy.

Refer to "NVM Software Calibration Area Mapping" on page 21 for more details.

31.6 Functional Description

31.6.1 Principle of Operation

By default, the ADC provides results with 12-bit resolution. 8-bit or 10-bit results can be selected in order to reduce the conversion time. The ADC has an oversampling with decimation option that can extend the resolution to 16 bits. The input values can be either internal (e.g., internal temperature sensor) or external (connected I/O pins). The user can also configure whether the conversion should be single-ended or differential.

31.6.2 Basic Operation

31.6.2.1 Initialization

Before enabling the ADC, the asynchronous clock source must be selected and enabled, and the ADC reference must be configured. The first conversion after the reference is changed must not be used. All other configuration registers must be stable during the conversion. The source for GCLK_ADC is selected and enabled in the System Controller (SYSCTRL). Refer to "SYSCTRL – System Controller" on page 133 for more details.

When GCLK_ADC is enabled, the ADC can be enabled by writing a one to the Enable bit in the Control Register A (CTRLA.ENABLE).

31.6.2.2 Enabling, Disabling and Reset

The ADC is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The ADC is disabled by writing a zero to CTRLA.ENABLE.

The ADC is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the ADC, except DBGCTRL, will be reset to their initial state, and the ADC will be disabled. Refer to the CTRLA register for details.

The ADC must be disabled before it is reset.

31.6.2.3 Basic Operation

In the most basic configuration, the ADC sample values from the configured internal or external sources (INPUTCTRL register). The rate of the conversion is dependent on the combination of the GCLK_ADC frequency and the clock prescaler.

To convert analog values to digital values, the ADC needs first to be initialized, as described in "Initialization" on page 812. Data conversion can be started either manually, by writing a one to the Start bit in the Software Trigger register (SWTRIG.START), or automatically, by configuring an automatic trigger to initiate the conversions. A free-running mode could be used to continuously convert an input channel. There is no need for a trigger to start the conversion. It will start automatically at the end of previous conversion.

The automatic trigger can be configured to trigger on many different conditions.

The result of the conversion is stored in the Result register (RESULT) as it becomes available, overwriting the result from the previous conversion.

To avoid data loss if more than one channel is enabled, the conversion result must be read as it becomes available (INTFLAG.RESRDY). Failing to do so will result in an overrun error condition, indicated by the OVERRUN bit in the Interrupt Flag Status and Clear register (INTFLAG.OVERRUN).


To use an interrupt handler, the corresponding bit in the Interrupt Enable Set register (INTENSET) must be written to one.



31.6.3 Prescaler

The ADC is clocked by GCLK_ADC. There is also a prescaler in the ADC to enable conversion at lower clock rates. Refer to CTRLB for details on prescaler settings.

Figure 31-2. ADC Prescaler



The propagation delay of an ADC measurement is given by:

$$PropagationDelay = \frac{1 + \frac{Resolution}{2} + DelayGain}{f_{CLK-ADC}}$$

Table 31-1. Delay Gain

	Delay Gain (in CLK_ADC Period)					
INTPUTCTRL.GAIN[3:0]	Differential Mode	Single-Ended Mode				
0x0	0	0				
0x1	0	1				
0x2	1	1				
0x3	1	2				
0x4	2	2				
0x5 0xE	Reserved	Reserved				
0xF	0	1				

31.6.4 ADC Resolution

The ADC supports 8-bit, 10-bit and 12-bit resolutions. Resolution can be changed by writing the Resolution bit group in the Control B register (CTRLB.RESSEL). After a reset, the resolution is set to 12 bits by default.



31.6.5 Differential and Single-Ended Conversions

The ADC has two conversion options: differential and single-ended. When measuring signals where the positive input is always at a higher voltage than the negative input, the single-ended conversion should be used in order to have full 12-bit resolution in the conversion, which has only positive values. The negative input must be connected to ground. This ground could be the internal GND, IOGND or an external ground connected to a pin. Refer to INPUTCTRL for selection details. If the positive input may go below the negative input, creating some negative results, the differential mode should be used in order to get correct results. The configuration of the conversion is done in the Differential Mode bit in the Control B register (CTRLB.DIFFMODE). These two types of conversion could be run in single mode or in free-running mode. When set up in free-running mode, an ADC input will continuously sample and do new conversions. The INTFLAG.RESRDY bit will be set at the end of each conversion.

31.6.5.1 Conversion Timing

Figure 31-3 shows the ADC timing for a single conversion without gain. The writing of the ADC Start Conversion bit (SWTRIG.START) or Start Conversion Event In bit (EVCTRL.STARTEI) must occur at least one CLK_ADC_APB cycle before the CLK_ADC cycle on which the conversion starts. The input channel is sampled in the first half CLK_ADC period. The sampling time can be increased by using the Sampling Time Length bit group in the Sampling Time Control register (SAMPCTRL.SAMPLEN). Refer to Figure 31-4 for example on increased sampling time.

Figure 31-3. ADC Timing for One Conversion in Differential Mode without Gain




Figure 31-4. ADC Timing for One Conversion in Differential Mode without Gain, but with Increased Sampling Time






Figure 31-5. ADC Timing for Free Running in Differential Mode without Gain




Figure 31-6. ADC Timing for One Conversion in Single-Ended Mode without Gain





Figure 31-7. ADC Timing for Free Running in Single-Ended Mode without Gain





31.6.6 Accumulation

The result from multiple consecutive conversions can be accumulated. The number of samples to be accumulated is specified by writing to the Number of Samples to be Collected field in the Average Control register (AVGCTRL.SAMPLENUM) as described in Table 31-2. When accumulating more than 16 samples, the result will be too large for the 16-bit RESULT register. To avoid overflow, the result is shifted right automatically to fit within the 16 available bits. The number of automatic right shifts are specified in Table 31-2. Note that to be able to perform the accumulation of two or more samples, the Conversion Result Resolution field in the Control B register (CTRLB.RESSEL) must be written to one.

Table 31-2. Accumulation

Number of Accumulated Samples	AVGCTRL. SAMPLENUM	Intermediate Result Precision	Number of Automatic Right Shifts	Final Result Precision	Automatic Division Factor
1	0x0	12 bits	0	12 bits	0
2	0x1	13 bits	0	13 bits	0
4	0x2	14 bits	0	14 bits	0
8	0x3	15 bits	0	15 bits	0
16	0x4	16 bits	0	16 bits	0
32	0x5	17 bits	1	16 bits	2
64	0x6	18 bits	2	16 bits	4
128	0x7	19 bits	3	16 bits	8
256	0x8	20 bits	4	16 bits	16
512	0x9	21 bits	5	16 bits	32
1024	0xA	22 bits	6	16 bits	64
Reserved	0xB –0xF	12 bits		12 bits	0

31.6.7 Averaging

Averaging is a feature that increases the sample accuracy, though at the cost of reduced sample rate. This feature is suitable when operating in noisy conditions. Averaging is done by accumulating *m* samples, as described in "Accumulation" on page 816, and divide the result by *m*. The averaged result is available in the RESULT register. The number of samples to be accumulated is specified by writing to AVGCTRL.SAMPLENUM as described in Table 31-3. The division is obtained by a combination of the automatic right shift described above, and an additional right shift that must be specified by writing to the Adjusting Result/Division Coefficient field in AVGCTRL (AVGCTRL.ADJRES) as described in Table 31-3. Note that to be able to perform the averaging of two or more samples, the Conversion Result Resolution field in the Control B register (CTRLB.RESSEL) must be written to one.

Averaging AVGCTRL.SAMPLENUM samples will reduce the effective sample rate by $\frac{1}{\text{AVGCTRL.SAMPLENUM}}$. When the required average is reached, the INTFLAG.RESRDY bit is set.



Table 31-3. Averaging

Number of Accumulated Samples	AVGCTRL. SAMPLENUM	Intermediate Result Precision	Number of Automatic Right Shifts	Division Factor	AVGCTRL. ADJRES	Total Number of Right Shifts	Final Result Precision	Automatic Division Factor
1	0x0	12 bits	0	1	0x0		12 bits	0
2	0x1	13	0	2	0x1	1	12 bits	0
4	0x2	14	0	4	0x2	2	12 bits	0
8	0x3	15	0	8	0x3	3	12 bits	0
16	0x4	16	0	16	0x4	4	12 bits	0
32	0x5	17	1	16	0x4	5	12 bits	2
64	0x6	18	2	16	0x4	6	12 bits	4
128	0x7	19	3	16	0x4	7	12 bits	8
256	0x8	20	4	16	0x4	8	12 bits	16
512	0x9	21	5	16	0x4	9	12 bits	32
1024	0xA	22	6	16	0x4	10	12 bits	64
Reserved	0xB –0xF				0x0		12 bits	0

31.6.8 Oversampling and Decimation

By using oversampling and decimation, the ADC resolution can be increased from 12 bits to up to 16 bits. To increase the resolution by n bits, 4^n samples must be accumulated. The result must then be shifted right by n bits. This right shift is a combination of the automatic right shift and the value written to AVGCTRL.ADJRES. To obtain the correct resolution, the ADJRES must be configured as described in the table below. This method will result in n bit extra LSB resolution.

Table 31-4. Configuration Required for Oversampling and Decimation

Result Resolution	Number of Samples to Average	AVGCTRL.SAMPLENUM[3:0]	Number of Automatic Right Shifts	AVGCTRL.ADJRES[2:0]
13 bits	4 ¹ = 4	0x2	0	0x1
14 bits	4 ² = 16	0x4	0	0x2
15 bits	4 ³ = 64	0x6	2	0x1
16 bits	4 ⁴ = 256	0x8	4	0x0

31.6.9 Window Monitor

The window monitor allows the conversion result to be compared to some predefined threshold values. Supported modes are selected by writing the Window Monitor Mode bit group in the Window Monitor Control register (WINCTRL.WINMODE[2:0]). Thresholds are given by writing the Window Monitor Lower Threshold register (WINLT) and Window Monitor Upper Threshold register (WINUT).

If differential input is selected, the WINLT and WINUT are evaluated as signed values. Otherwise they are evaluated as unsigned values.



Another important point is that the significant WINLT and WINUT bits are given by the precision selected in the Conversion Result Resolution bit group in the Control B register (CTRLB.RESSEL). This means that if 8-bit mode is selected, only the eight lower bits will be considered. In addition, in differential mode, the eighth bit will be considered as the sign bit even if the ninth bit is zero.

The INTFLAG.WINMON interrupt flag will be set if the conversion result matches the window monitor condition.

31.6.10 Offset and Gain Correction


Inherent gain and offset errors affect the absolute accuracy of the ADC. The offset error is defined as the deviation of the actual ADC's transfer function from an ideal straight line at zero input voltage. The offset error cancellation is handled by the Offset Correction register (OFFSETCORR). The offset correction value is subtracted from the converted data before writing the Result register (RESULT). The gain error is defined as the deviation of the last output step's midpoint from the ideal straight line, after compensating for offset error. The gain error cancellation is handled by the Gain Correction register (GAINCORR). To correct these two errors, the Digital Correction Logic Enabled bit in the Control B register (CTRLB.CORREN) must be written to one.

Offset and gain error compensation results are both calculated according to:

Result = $(Conversion \ value - OFFSETCORR) \cdot GAINCORR$

In single conversion, a latency of 13 GCLK_ADC is added to the availability of the final result. Since the correction time is always less than the propagation delay, this latency appears in free-running mode only during the first conversion. After that, a new conversion will be initialized when a conversion completes. All other conversion results are available at the defined sampling rate.

Figure 31-8. ADC Timing Correction Enabled





31.6.11 DMA, Interrupts and Events

Table 31-5. Module Request for ADC

Condition	Interrupt request	Event output	Event input	DMA request	DMA request is cleared
Result Ready	x	x		x	When result register is read
Overrun	x				
Window Monitor	x	х			
Synchronization Ready	x				
Start Conversion			x		
ADC Flush			x		

31.6.12 DMA Operation

The ADC generates the following DMA request:

Result Conversion Ready (RESRDY): the request is set when a conversion result is available and cleared when
the RESULT register is read. When the averaging operation is enabled, the DMA request is set when the
averaging is completed and result is available.

31.6.13 Interrupts

The ADC has the following interrupt sources:

Result Conversion Ready: RESRDY

Overrun: OVERRUN

Window Monitor: WINMON

Synchronization Ready: SYNCRDY

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR) register. An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the peripheral is reset. An interrupt flag is cleared by writing a one to the corresponding bit in the INTFLAG register. Each peripheral can have one interrupt request line per interrupt source or one common interrupt request line for all the interrupt sources. This is device dependent.

Refer to "Nested Vector Interrupt Controller" on page 23 for details. If the peripheral has one common interrupt request line for all the interrupt sources, the user must read the INTFLAG register to determine which interrupt condition is present.

31.6.14 Events

The peripheral can generate the following output events:

- Result Ready (RESRDY)
- Window Monitor (WINMON)

Output events must be enabled to be generated. Writing a one to an Event Output bit in the Event Control register (EVCTRL.xxEO) enables the corresponding output event. Writing a zero to this bit disables the corresponding output



event. The events must be correctly routed in the Event System. Refer to "EVSYS – Event System" on page 390 for details.

The peripheral can take the following actions on an input event:

- ADC start conversion (START)
- ADC conversion flush (FLUSH)

Input events must be enabled for the corresponding action to be taken on any input event. Writing a one to an Event Input bit in the Event Control register (EVCTRL.xxEI) enables the corresponding action on the input event. Writing a zero to this bit disables the corresponding action on the input event. Note that if several events are connected to the peripheral, the enabled action will be taken on any of the incoming events. The events must be correctly routed in the Event System. Refer to "EVSYS – Event System" on page 390 for details.

31.6.15 Sleep Mode Operation

The Run in Standby bit in the Control A register (CTRLA.RUNSTDBY) controls the behavior of the ADC during standby sleep mode. When the bit is zero, the ADC is disabled during sleep, but maintains its current configuration. When the bit is one, the ADC continues to operate during sleep. Note that when RUNSTDBY is zero, the analog blocks are powered off for the lowest power consumption. This necessitates a start-up time delay when the system returns from sleep.

When RUNSTDBY is one, any enabled ADC interrupt source can wake up the CPU. While the CPU is sleeping, ADC conversion can only be triggered by events.

31.6.16 Synchronization

Due to the asynchronicity between CLK_ADC_APB and GCLK_ADC, some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete. The Synchronization Ready interrupt can be used to signal when synchronization is complete.

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following bits need synchronization when written:

- Software Reset bit in the Control A register (CTRLA.SWRST)
- Enable bit in the Control A register (CTRLA.ENABLE)

The following registers need synchronization when written:

- Control B (CTRLB)
- Software Trigger (SWTRIG)
- Window Monitor Control (WINCTRL)
- Input Control (INPUTCTRL)
- Window Upper/Lower Threshold (WINUT/WINLT)

Write-synchronization is denoted by the Write-Synchronized property in the register description.

The following registers need synchronization when read:

- Software Trigger (SWTRIG)
- Input Control (INPUTCTRL)
- Result (RESULT)



Read-synchronization is denoted by the Read-Synchronized property in the register description.



31.7 Register Summary

Table 31-6. Register Summary

2"		Bit									
Offset	Name	Pos.						DUNCTORY	ENABLE	CWDCT	
0x00	CTRLA	7:0						RUNSTDBY	ENABLE	SWRST	
0x01	REFCTRL	7:0	REFCOMP						EL[3:0]		
0x02	AVGCTRL	7:0			ADJRES[2:0]			SAMPLE	NUM[3:0]		
0x03	SAMPCTRL	7:0					SAMPL	_EN[5:0]	ı		
0x04	CTRLB	7:0			RESSI	EL[1:0]	CORREN	FREERUN	LEFTADJ	DIFFMODE	
0x05	OTTED	15:8						I	PRESCALER[2:0]	
0x06	Reserved										
0x07	Reserved										
0x08	WINCTRL	7:0							WINMODE[2:0]		
0x09											
 0x0B	Reserved										
0x0C	SWTRIG	7:0							START	FLUSH	
0x0D											
	Reserved										
0x0F											
0x10		7:0						MUXPOS[4:0]			
0x11	INPUTCTRL	15:8					I	MUXNEG[4:0]			
0x12	23:16			INPUTOF	FSET[3:0]	INPUTSCAN[3:0]					
0x13		31:24						GAIN[3:0]			
0x14	EVCTRL	7:0			WINMONEO	RESRDYEO			SYNCEI	STARTEI	
0x15	Reserved										
0x16	INTENCLR	7:0					SYNCRDY	WINMON	OVERRUN	RESRDY	
0x17	INTENSET	7:0					SYNCRDY	WINMON	OVERRUN	RESRDY	
0x18	INTFLAG	7:0					SYNCRDY	WINMON	OVERRUN	RESRDY	
0x19	STATUS	7:0	SYNCBUSY								
0x1A	RESULT	7:0				RESU	LT[7:0]	1	1		
0x1B	RESULI	15:8				RESUL	_T[15:8]				
0x1C	WINLT	7:0				WINL	.T[7:0]				
0x1D	AAIIAEI	15:8				WINL	Γ[15:8]				
0x1E	Reserved										
0x1F	Reserved										
0x20	WINUT	7:0				WINU	IT[7:0]				
0x21	VVII 40 I	15:8				WINU	T[15:8]				
0x22	Reserved										
0x23	Reserved										
0x24	GAINCORR	7:0				GAINCO	DRR[7:0]				
0x25	GAINCUKK	15:8						GAINCO	RR[11:8]		
0x26	OFFSETCOR	7:0				OFFSETO	ORR[7:0]				



Offset	Name	Bit Pos.							
0x28	CALIB	7:0	LINEARITY_CAL[7:0]						
0x29	CALIB	15:8			BIAS_CAL[2:0]				
0x2A	DBGCTRL	7:0							DBGRUN



31.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 811 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Refer to "Synchronization" on page 820 for details.

Some registers are enable-protected, meaning they can be written only when the ADC is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



31.8.1 Control A

Name: CTRLA
Offset: 0x00
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
						RUNSTDBY	ENABLE	SWRST
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – RUNSTDBY: Run in Standby

This bit indicates whether the ADC will continue running in standby sleep mode or not:

0: The ADC is halted during standby sleep mode.

1: The ADC continues normal operation during standby sleep mode.

Bit 1 – ENABLE: Enable

0: The ADC is disabled.

1: The ADC is enabled.

Due to synchronization, there is a delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY will be cleared when the operation is complete.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the ADC, except DBGCTRL, to their initial state, and the ADC will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.



31.8.2 Reference Control

Name: REFCTRL

Offset: 0x01 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
	REFCOMP				REFSEL[3:0]				
Access	R/W	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bit 7 – REFCOMP: Reference Buffer Offset Compensation Enable

The accuracy of the gain stage can be increased by enabling the reference buffer offset compensation. This will decrease the input impedance and thus increase the start-up time of the reference.

- 0: Reference buffer offset compensation is disabled.
- 1: Reference buffer offset compensation is enabled.

Bits 6:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 3:0 - REFSEL[3:0]: Reference Selection

These bits select the reference for the ADC according to Table 31-7.

Table 31-7. Reference Selection

REFSEL[3:0]	Name	Description
0x0	INT1V	1.0V voltage reference
0x1	INTVCC0	1/1.48 VDDANA
0x2	INTVCC1	1/2 VDDANA (only for VDDANA > 2.0V)
0x3	AREFA	External reference
0x4	AREFB	External reference
0x5-0xF		Reserved



31.8.3 Average Control

Name: AVGCTRL

Offset: 0x02 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
		ADJRES[2:0]			SAMPLENUM[3:0]				
Access	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 6:4 – ADJRES[2:0]: Adjusting Result / Division Coefficient These bits define the division coefficient in 2ⁿ steps.

Bits 3:0 – SAMPLENUM[3:0]: Number of Samples to be Collected These bits define how many samples should be added together. The result will be available in the Result register (RESULT). Note: if the result width increases, CTRLB.RESSEL must be changed.

Table 31-8. Number of Samples to be Collected

SAMPLENUM[3:0]	Name	Description
0x0	1	1 sample
0x1	2	2 samples
0x2	4	4 samples
0x3	8	8 samples
0x4	16	16 samples
0x5	32	32 samples
0x6	64	64 samples
0x7	128	128 samples
0x8	256	256 samples
0x9	512	512 samples
0xA	1024	1024 samples
0xB-0xF		Reserved



31.8.4 Sampling Time Control

Name: SAMPCTRL

Offset: 0x03 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	
			SAMPLEN[5:0]						
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:0 – SAMPLEN[5:0]: Sampling Time Length

These bits control the ADC sampling time in number of half CLK_ADC cycles, depending of the prescaler value, thus controlling the ADC input impedance. Sampling time is set according to the equation:

Sampling time =
$$(SAMPLEN + 1) \cdot \left(\frac{CLK_{ADC}}{2}\right)$$



31.8.5 Control B

 Name:
 CTRLB

 Offset:
 0x04

 Reset:
 0x0000

Property: Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
						PRESCALER[2:0]		
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
			RESSEL[1:0]		CORREN	FREERUN	LEFTADJ	DIFFMODE
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 10:8 – PRESCALER[2:0]: Prescaler Configuration

These bits define the ADC clock relative to the peripheral clock according to Table 31-9. These bits can only be written while the ADC is disabled.

Table 31-9. Prescaler Configuration

PRESCALER[2:0]	Name	Description
0x0	DIV4	Peripheral clock divided by 4
0x1	DIV8	Peripheral clock divided by 8
0x2	DIV16	Peripheral clock divided by 16
0x3	DIV32	Peripheral clock divided by 32
0x4	DIV64	Peripheral clock divided by 64
0x5	DIV128	Peripheral clock divided by 128
0x6	DIV256	Peripheral clock divided by 256
0x7	DIV512	Peripheral clock divided by 512

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 5:4 – RESSEL[1:0]: Conversion Result Resolution

These bits define whether the ADC completes the conversion at 12-, 10- or 8-bit result resolution. These bits can be written only while the ADC is disabled.



Table 31-10. Conversion Result Resolution

RESSEL[1:0]	Name	Description
0x0	12BIT	12-bit result
0x1	16BIT	For averaging mode output
0x2	10BIT	10-bit result
0x3	8BIT	8-bit result

Bit 3 – CORREN: Digital Correction Logic Enabled

- 0: Disable the digital result correction.
- 1: Enable the digital result correction. The ADC conversion result in the RESULT register is then corrected for gain and offset based on the values in the GAINCAL and OFFSETCAL registers. Conversion time will be increased by X cycles according to the value in the Offset Correction Value bit group in the Offset Correction register.

This bit can be changed only while the ADC is disabled.

Bit 2 – FREERUN: Free Running Mode

- 0: The ADC run is single conversion mode.
- 1: The ADC is in free running mode and a new conversion will be initiated when a previous conversion completes. This bit can be changed only while the ADC is disabled.

Bit 1 – LEFTADJ: Left-Adjusted Result

- 0: The ADC conversion result is right-adjusted in the RESULT register.
- 1: The ADC conversion result is left-adjusted in the RESULT register. The high byte of the 12-bit result will be present in the upper part of the result register. Writing this bit to zero (default) will right-adjust the value in the RESULT register.

This bit can be changed only while the ADC is disabled.

Bit 0 – DIFFMODE: Differential Mode

- 0: The ADC is running in singled-ended mode.
- 1: The ADC is running in differential mode. In this mode, the voltage difference between the MUXPOS and MUX-NEG inputs will be converted by the ADC.

This bit can be changed only while the ADC is disabled.



31.8.6 Window Monitor Control

Name: WINCTRL

Offset: 0x08 **Reset:** 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
						WINMODE[2:0]		
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:0 – WINMODE[2:0]: Window Monitor Mode

These bits enable and define the window monitor mode. Table 31-11 shows the mode selections.

Table 31-11. Window Monitor Mode

WINMODE[2:0]	Name	Description
0x0	DISABLE	No window mode (default)
0x1	MODE1	Mode 1: RESULT > WINLT
0x2	MODE2	Mode 2: RESULT < WINUT
0x3	MODE3	Mode 3: WINLT < RESULT < WINUT
0x4	MODE4	Mode 4: !(WINLT < RESULT < WINUT)
0x5-0x7		Reserved



31.8.7 Software Trigger

Name: SWTRIG
Offset: 0x0C
Reset: 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
							START	FLUSH
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – START: ADC Start Conversion

0: The ADC will not start a conversion.

1: The ADC will start a conversion. The bit is cleared by hardware when the conversion has started. Setting this bit when it is already set has no effect.

Writing this bit to zero will have no effect.

Bit 0 – FLUSH: ADC Conversion Flush

0: No flush action.

1: The ADC pipeline will be flushed. A flush will restart the ADC clock on the next peripheral clock edge, and all conversions in progress will be aborted and lost. This bit is cleared until the ADC has been flushed.

After the flush, the ADC will resume where it left off; i.e., if a conversion was pending, the ADC will start a new conversion.

Writing this bit to zero will have no effect.



31.8.8 Input Control

Name: INPUTCTRL

Offset: 0x10

Reset: 0x00000000

Property: Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24	
					GAIN[3:0]				
Access	R	R	R	R	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	23	22	21	20	19	18	17	16	
		INPUTOFFSET[3:0] INPUTSCAN[3:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
						MUXNEG[4:0]			
Access	R	R	R	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
						MUXPOS[4:0]			
Access	R	R	R	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bits 31:28 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 27:24 – GAIN[3:0]: Gain Factor Selection

These bits set the gain factor of the ADC gain stage according to the values shown in Table 31-12.

Table 31-12. Gain Factor Selection

GAIN[3:0]	Name	Description
0x0	1X	1x
0x1	2X	2x
0x2	4X	4x
0x3	8X	8x



GAIN[3:0]	Name	Description
0x4	16X	16x
0x5-0xE		Reserved
0xF	DIV2	1/2x

Bits 23:20 – INPUTOFFSET[3:0]: Positive Mux Setting Offset

The pin scan is enabled when INPUTSCAN != 0. Writing these bits to a value other than zero causes the first conversion triggered to be converted using a positive input equal to MUXPOS + INPUTOFFSET. Setting this register to zero causes the first conversion to use a positive input equal to MUXPOS.

After a conversion, the INPUTOFFSET register will be incremented by one, causing the next conversion to be done with the positive input equal to MUXPOS + INPUTOFFSET. The sum of MUXPOS and INPUTOFFSET gives the input that is actually converted.

Bits 19:16 – INPUTSCAN[3:0]: Number of Input Channels Included in Scan

This register gives the number of input sources included in the pin scan. The number of input sources included is INPUTSCAN + 1. The input channels included are in the range from MUXPOS + INPUTOFFSET to MUXPOS + INPUTOFFSET + INPUTSCAN.

The range of the scan mode must not exceed the number of input channels available on the device.

Bits 15:13 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 12:8 – MUXNEG[4:0]: Negative Mux Input Selection

These bits define the Mux selection for the negative ADC input. Table 31-13 shows the possible input selections.

Table 31-13. Negative Mux Input Selection

Value	Name	Description
0x00	PIN0	ADC AIN0 pin
0x01	PIN1	ADC AIN1 pin
0x02	PIN2	ADC AIN2 pin
0x03	PIN3	ADC AIN3 pin
0x04	PIN4	ADC AIN4 pin
0x05	PIN5	ADC AIN5 pin
0x06	PIN6	ADC AIN6 pin
0x07	PIN7	ADC AIN7 pin
0x08-0x17	-	Reserved
0x18	GND	Internal ground
0x19	IOGND	I/O ground
0x1A-0x1F	-	Reserved



Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 4:0 - MUXPOS[4:0]: Positive Mux Input Selection

These bits define the Mux selection for the positive ADC input. Table 31-14 shows the possible input selections. If the internal bandgap voltage or temperature sensor input channel is selected, thenthe Sampling Time Length bit group in the SamplingControl register must be written with a corresponding value.

Table 31-14. Positive Mux Input Selection

MUXPOS[4:0]	Group configuration	Description
0x00	PIN0	ADC AIN0 pin
0x01	PIN1	ADC AIN1 pin
0x02	PIN2	ADC AIN2 pin
0x03	PIN3	ADC AIN3 pin
0x04	PIN4	ADC AIN4 pin
0x05	PIN5	ADC AIN5 pin
0x06	PIN6	ADC AIN6 pin
0x07	PIN7	ADC AIN7 pin
0x08	PIN8	ADC AIN8 pin
0x09	PIN9	ADC AIN9 pin
0x0A	PIN10	ADC AIN10 pin
0x0B	PIN11	ADC AIN11 pin
0x0C	PIN12	ADC AIN12 pin
0x0D	PIN13	ADC AIN13 pin
0x0E	PIN14	ADC AIN14 pin
0x0F	PIN15	ADC AIN15 pin
0x10	PIN16	ADC AIN16 pin
0x11	PIN17	ADC AIN17 pin
0x12	PIN18	ADC AIN18 pin
0x13	PIN19	ADC AIN19 pin
0x14-0x17		Reserved
0x18	TEMP	Temperature reference
0x19	BANDGAP	Bandgap voltage
0x1A	SCALEDCOREVCC	1/4 scaled core supply
0x1B	SCALEDIOVCC	1/4 scaled I/O supply
0x1C	DAC	DAC output
0x1D-0x1F		Reserved





31.8.9 Event Control

Name: EVCTRL Offset: 0x14

Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
			WINMONEO	RESRDYEO			SYNCEI	STARTEI
Access	R	R	R/W	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 5 – WINMONEO: Window Monitor Event Out

This bit indicates whether the Window Monitor event output is enabled or not and an output event will be generated when the window monitor detects something.

- 0: Window Monitor event output is disabled and an event will not be generated.
- 1: Window Monitor event output is enabled and an event will be generated.

Bit 4 – RESRDYEO: Result Ready Event Out

This bit indicates whether the Result Ready event output is enabled or not and an output event will be generated when the conversion result is available.

- 0: Result Ready event output is disabled and an event will not be generated.
- 1: Result Ready event output is enabled and an event will be generated.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – SYNCEI: Synchronization Event In

- 0: A flush and new conversion will not be triggered on any incoming event.
- 1: A flush and new conversion will be triggered on any incoming event.

Bit 0 – STARTEI: Start Conversion Event In

- 0: A new conversion will not be triggered on any incoming event.
- 1: A new conversion will be triggered on any incoming event.



31.8.10 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x16 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
					SYNCRDY	WINMON	OVERRUN	RESRDY
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled, and an interrupt request will be generated when the Synchronization Ready interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready Interrupt Enable bit and the corresponding interrupt request.

Bit 2 – WINMON: Window Monitor Interrupt Enable

0: The window monitor interrupt is disabled.

1: The window monitor interrupt is enabled, and an interrupt request will be generated when the Window Monitor interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Window Monitor Interrupt Enable bit and the corresponding interrupt request.

Bit 1 – OVERRUN: Overrun Interrupt Enable

0: The Overrun interrupt is disabled.

1: The Overrun interrupt is enabled, and an interrupt request will be generated when the Overrun interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Overrun Interrupt Enable bit and the corresponding interrupt request.

Bit 0 – RESRDY: Result Ready Interrupt Enable

0: The Result Ready interrupt is disabled.

1: The Result Ready interrupt is enabled, and an interrupt request will be generated when the Result Ready interrupt flag is set.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Result Ready Interrupt Enable bit and the corresponding interrupt request.



31.8.11 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x17 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
					SYNCRDY	WINMON	OVERRUN	RESRDY
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Synchronization Ready Interrupt Enable bit, which enables the Synchronization Ready interrupt.

• Bit 2 – WINMON: Window Monitor Interrupt Enable

0: The Window Monitor interrupt is disabled.

1: The Window Monitor interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Window Monitor Interrupt bit and enable the Window Monitor interrupt.

Bit 1 – OVERRUN: Overrun Interrupt Enable

0: The Overrun interrupt is disabled.

1: The Overrun interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Overrun Interrupt bit and enable the Overrun interrupt.

Bit 0 – RESRDY: Result Ready Interrupt Enable

0: The Result Ready interrupt is disabled.

1: The Result Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Result Ready Interrupt bit and enable the Result Ready interrupt.



31.8.12 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x18 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
					SYNCRDY	WINMON	OVERRUN	RESRDY
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:4 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 3 – SYNCRDY: Synchronization Ready

This flag is cleared by writing a one to the flag.

This flag is set on a one-to-zero transition of the Synchronization Busy bit in the Status register (STATUS.SYNC-BUSY), except when caused by an enable or software reset, and will generate an interrupt request if INTENCLR/SET.SYNCRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Synchronization Ready interrupt flag.

Bit 2 – WINMON: Window Monitor

This flag is cleared by writing a one to the flag or by reading the RESULT register.

This flag is set on the next GCLK_ADC cycle after a match with the window monitor condition, and an interrupt request will be generated if INTENCLR/SET.WINMON is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Window Monitor interrupt flag.

• Bit 1 - OVERRUN: Overrun

This flag is cleared by writing a one to the flag.

This flag is set if RESULT is written before the previous value has been read by CPU, and an interrupt request will be generated if INTENCLR/SET.OVERRUN is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Overrun interrupt flag.

Bit 0 – RESRDY: Result Ready

This flag is cleared by writing a one to the flag or by reading the RESULT register.

This flag is set when the conversion result is available, and an interrupt will be generated if INTEN-CLR/SET.RESRDY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Result Ready interrupt flag.



31.8.13 Status

Name: STATUS
Offset: 0x19
Reset: 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy

This bit is cleared when the synchronization of registers between the clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



31.8.14 Result

Name: RESULT
Offset: 0x1A
Reset: 0x0000

Property: Read-Synchronized

Bit	15	14	13	12	11	10	9	8
				RESUL	.T[15:8]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				RESU	LT[7:0]			
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – RESULT[15:0]: Result Conversion Value

These bits will hold up to a 16-bit ADC result, depending on the configuration.

In single-ended without averaging mode, the ADC conversion will produce a 12-bit result, which can be left- or right-shifted, depending on the setting of CTRLB.LEFTADJ.

If the result is left-adjusted (CTRLB.LEFTADJ), the high byte of the result will be in bit position [15:8], while the remaining 4 bits of the result will be placed in bit locations [7:4]. This can be used only if an 8-bit result is required; i.e., one can read only the high byte of the entire 16-bit register.

If the result is not left-adjusted (CTRLB.LEFTADJ) and no oversampling is used, the result will be available in bit locations [11:0], and the result is then 12 bits long.

If oversampling is used, the result will be located in bit locations [15:0], depending on the settings of the Average Control register (AVGCTRL).



31.8.15 Window Monitor Lower Threshold

Name: WINLT
Offset: 0x1C
Reset: 0x0000

Property: Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
				WINL	Γ[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				WINL	T[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – WINLT[15:0]: Window Lower Threshold

If the window monitor is enabled, these bits define the lower threshold value.



31.8.16 Window Monitor Upper Threshold

Name: WINUT
Offset: 0x20
Reset: 0x0000

Property: Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8
				WINU	T[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				WINU	IT[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – WINUT[15:0]: Window Upper Threshold

If the window monitor is enabled, these bits define the upper threshold value.



31.8.17 Gain Correction

Name: GAINCORR

Offset: 0x24 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
						GAINCO	RR[11:8]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				GAINCO	DRR[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:0 – GAINCORR[11:0]: Gain Correction Value

If the CTRLB.CORREN bit is one, these bits define how the ADC conversion result is compensated for gain error before being written to the result register. The gaincorrection is a fractional value, a 1-bit integer plusan 11-bit fraction, and therefore 1/2 <= GAINCORR < 2. GAINCORR values range from 0.100000000000 to 1.111111111111.



31.8.18 Offset Correction

Name: OFFSETCORR

Offset: 0x26 **Reset:** 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
						OFFSETC	ORR[11:8]	
Access	R	R	R	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				OFFSET	CORR[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:12 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 11:0 – OFFSETCORR[11:0]: Offset Correction Value

If the CTRLB.CORREN bit is one, these bits define how the ADC conversion result is compensated for offset error before being written to the Result register. This OFFSETCORR value is in two's complement format.



31.8.19 Calibration

Name: CALIB
Offset: 0x28
Reset: 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
							BIAS_CAL[2:0]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				LINEARIT	Y_CAL[7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:11 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 10:8 – BIAS_CAL[2:0]: Bias Calibration Value

This value from production test must be loaded from the NVM software calibration area into the CALIB register by software to achieve the specified accuracy.

The value must be copied only, and must not be changed.

Bits 7:0 – LINEARITY_CAL[7:0]: Linearity Calibration Value

This value from production test must be loaded from the NVM software calibration area into the CALIB register by software to achieve the specified accuracy.

The value must be copied only, and must not be changed.



31.8.20 Debug Control

Name: DBGCTRL

Offset: 0x2A **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
								DBGRUN
Access	R	R	R	R	R	R	R	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:1 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 0 – DBGRUN: Debug Run

0: The ADC is halted during debug mode.

1: The ADC continues normal operation during debug mode.

This bit can be changed only while the ADC is disabled.

This bit should be written only while a conversion is not ongoing.



32. AC – Analog Comparators

32.1 Overview

The Analog Comparator (AC) supports two individual comparators. Each comparator (COMP) compares the voltage levels on two inputs, and provides a digital output based on this comparison. Each comparator may be configured to generate interrupt requests and/or peripheral events upon several different combinations of input change.

Hysteresis and propagation delay are two important properties of the comparators; dynamic behavior. Both parameters may be adjusted to achieve the optimal operation for each application.

The input selection includes four shared analog port pins and several internal signals. Each comparator output state can also be output on a pin for use by external devices.

The comparators are always grouped in pairs on each port. The AC module may implement one pair. These are called Comparator 0 (COMP0) and Comparator 1 (COMP1). They have identical behaviors, but separate control registers. The pair can be set in window mode to compare a signal to a voltage range instead of a single voltage level.


32.2 Features

- Two individual comparators
- Selectable propagation delay versus current consumption
- Selectable hysteresis
 - On/Off
- Analog comparator outputs available on pins
 - Asynchronous or synchronous
- Flexible input selection
 - Four pins selectable for positive or negative inputs
 - Ground (for zero crossing)
 - Bandgap reference voltage
 - 64-level programmable V_{DDANA} scaler per comparator
 - DAC
- Interrupt generation on:
 - Rising or falling edge
 - Toggle
 - End of comparison
- Window function interrupt generation on:
 - Signal above window
 - Signal inside window
 - Signal below window
 - Signal outside window
- Event generation on:
 - Comparator output
 - · Window function inside/outside window
- Optional digital filter on comparator output
- Low-power option
 - Single-shot support



32.3 Block Diagram

Figure 32-1. Analog Comparator Block Diagram



32.4 Signal Description

Signal Name	Туре	Description
AIN[30]	Analog input	Comparator inputs
CMP[10]	Digital output	Comparator outputs

Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

32.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

32.5.1 I/O Lines

Using the AC's I/O lines requires the I/O pins to be configured. Refer to the PORT chapter for details. Refer to "PORT" on page 363 for details.



32.5.2 Power Management

The AC will continue to operate in any sleep mode where the selected source clock is running. The AC's interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

32.5.3 Clocks

The AC bus clock (CLK_AC_APB) can be enabled and disabled in the Power Manager, and the default state of the CLK AC APB can be found in the Peripheral Clock Masking section of "PM – Power Manager" on page 102.

Two generic clocks (GCLK_AC_DIG and GCLK_AC_ANA) are used by the AC. The digital clock (GCLK_AC_DIG) is required to provide the sampling rate for the comparators, while the analog clock (GCLK_AC_ANA) is required for low-voltage operation (V_{DDANA} < 2.5V) to ensure that the resistance of the analog input multiplexors remains low. These clocks must be configured and enabled in the Generic Clock Controller before using the peripheral.

Refer to "GCLK – Generic Clock Controller" on page 80 for details.

These generic clocks are asynchronous to the CLK_AC_APB clock. Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 860 for further details.

32.5.4 DMA

Not applicable.

32.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the AC interrupts requires the Interrupt Controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

32.5.6 Events

The events are connected to the Event System. Using the events requires the Event System to be configured first. Refer to "EVSYS – Event System" on page 390 for details.

32.5.7 Debug Operation

When the CPU is halted in debug mode, the peripheral continues normal operation. If the peripheral is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

32.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following registers:

- Control B register (CTRLB)
- Interrupt Flag register (INTFLAG)

Write-protection is denoted by the Write-Protected property in the register description.

Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

32.5.9 Analog Connections

Each comparator has up to four I/O pins that can be used as analog inputs. Each pair of comparators shares the same four pins. These pins must be configured for analog operation before using them as comparator inputs.

Any internal reference source, such as a bandgap reference voltage or the DAC, must be configured and enabled prior to its use as a comparator input.



32.5.10 Other Dependencies

Not applicable.

32.6 Functional Description

32.6.1 Principle of Operation

Each comparator has one positive input and one negative input. Each positive input may be chosen from a selection of analog input pins. Each negative input may be chosen from a selection of analog input pins or internal inputs, such as a bandgap reference voltage. The digital output from the comparator is one when the difference between the positive and the negative input voltage is positive, and zero otherwise.

The individual comparators can be used independently (normal mode) or grouped in pairs to generate a window comparison (window mode).

32.6.2 Basic Operation

32.6.2.1 Initialization

Before enabling the AC, the input and output events must be configured in the Event Control register (EVCTRL). These settings cannot be changed while the AC is enabled.

Each individual comparator must also be configured by its respective Comparator Control register (COMPCTRL0) before that comparator is enabled. These settings cannot be changed while the comparator is enabled.

- Select the desired measurement mode with COMPCTRLx.SINGLE. See "Starting a Comparison" on page 852 for more details
- Select the desired hysteresis with COMPCTRLx.HYST. See "Input Hysteresis" on page 856 for more details
- Select the comparator speed versus power with COMPCTRLx.SPEED. See "Propagation Delay vs. Power Consumption" on page 856 for more details
- Select the interrupt source with COMPCTRLx.INTSEL
- Select the positive and negative input sources with the COMPCTRLx.MUXPOS and COMPCTRLx.MUXNEG bits. See section "Selecting Comparator Inputs" on page 854 for more details
- Select the filtering option with COMPCTRLx.FLEN

32.6.2.2 Enabling, Disabling and Resetting

The AC is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The individual comparators must be also enabled by writing a one to the Enable bit in the Comparator x Control registers (COMPCTRLx.ENABLE). The AC is disabled by writing a zero to CTRLA.ENABLE. This will also disable the individual comparators, but will not clear their COMPCTRLx.ENABLE bits.

The AC is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the AC, except DEBUG, will be reset to their initial state, and the AC will be disabled. Refer to the CTRLA register for details.

32.6.2.3 Starting a Comparison

Each comparator channel can be in one of two different measurement modes, determined by the Single bit in the Comparator x Control register (COMPCTRLx.SINGLE):

- Continuous measurement
- Single-shot

After being enabled, a start-up delay is required before the result of the comparison is ready. This start-up time is measured automatically to account for environmental changes, such as temperature or voltage supply level, and is specified in "Electrical Characteristics" on page 900.

During the start-up time, the COMP output is not available. If the supply voltage is below 2.5V, the start-up time is also dependent on the voltage doubler. If the supply voltage is guaranteed to be above 2.5V, the voltage doubler can be disabled by writing the Low-Power Mux bit in the Control A register (CTRLA.LPMUX) to one.



The comparator can be configured to generate interrupts when the output toggles, when the output changes from zero to one (rising edge), when the output changes from one to zero (falling edge) or at the end of the comparison. An end-of-comparison interrupt can be used with the single-shot mode to chain further events in the system, regardless of the state of the comparator outputs. The interrupt mode is set by the Interrupt Selection bit group in the Comparator Control register (COMPCTRLx.INTSEL). Events are generated using the comparator output state, regardless of whether the interrupt is enabled or not.

Continuous Measurement

Continuous measurement is selected by writing COMPCTRLx.SINGLE to zero. In continuous mode, the comparator is continuously enabled and performing comparisons. This ensures that the result of the latest comparison is always available in the Current State bit in the Status A register (STATUSA.STATEx). After the start-up time has passed, a comparison is done and STATUSA is updated. The Comparator x Ready bit in the Status B register (STATUSB.READYx) is set, and the appropriate peripheral events and interrupts are also generated. New comparisons are performed continuously until the COMPCTRLx.ENABLE bit is written to zero. The start-up time applies only to the first comparison.

In continuous operation, edge detection of the comparator output for interrupts is done by comparing the current and previous sample. The sampling rate is the GCLK_AC_DIG frequency. An example of continuous measurement is shown in Figure 32-2.

GCLK_AC

Write '1'

COMPCTRLx.ENABLE

STATUSB.READYX

Sampled
Comparator Output

Figure 32-2. Continuous Measurement Example

For low-power operation, comparisons can be performed during sleep modes without a clock. The comparator is enabled continuously, and changes in the state of the comparator are detected asynchronously. When a toggle occurs, the Power Manager will start GCLK_AC_DIG to register the appropriate peripheral events and interrupts. The GCLK_AC_DIG clock is then disabled again automatically, unless configured to wake up the system from sleep.

Single-Shot

Single-shot operation is selected by writing COMPCTRLx.SINGLE to one. During single-shot operation, the comparator is normally idle. The user starts a single comparison by writing a one to the respective Start Comparison bit in the write-only Control B register (CTRLB.STARTx). The comparator is enabled, and after the start-up time has passed, a single comparison is done and STATUSA is updated. Appropriate peripheral events and interrupts are also generated. No new comparisons will be performed.


Writing a one to CTRLB.STARTx also clears the Comparator x Ready bit in the Status B register (STATUSB.READYx). STATUSB.READYx is set automatically by hardware when the single comparison has completed. To remove the need for polling, an additional means of starting the comparison is also available. A read of the Status C register (STATUSC) will start a comparison on all comparators currently configured for single-shot operation. The read will stall the bus until all enabled comparators are ready. If a comparator is already busy with a comparison, the read will stall until the current comparison is compete, and a new comparison will not be started.

A single-shot measurement can also be triggered by the Event System. Writing a one to the Comparator x Event Input bit in the Event Control Register (EVCTRL.COMPEIx) enables triggering on incoming peripheral events. Each comparator can be triggered independently by separate events. Event-triggered operation is similar to user-triggered operation; the difference is that a peripheral event from another hardware module causes the hardware to automatically start the comparison and clear STATUSB.READYx.



To detect an edge of the comparator output in single-shot operation for the purpose of interrupts, the result of the current measurement is compared with the result of the previous measurement (one sampling period earlier). An example of single-shot operation is shown in Figure 32-3.

Figure 32-3. Single-Shot Example



For low-power operation, event-triggered measurements can be performed during sleep modes. When the event occurs, the Power Manager will start GCLK_AC_DIG. The comparator is enabled, and after the startup time has passed, a comparison is done and appropriate peripheral events and interrupts are also generated. The comparator and GCLK_AC_DIG are then disabled again automatically, unless configured to wake up the system from sleep.

32.6.3 Selecting Comparator Inputs

Each comparator has one positive and one negative input. The positive input is fed from an external input pin (AINx). The negative input can be fed either from an external input pin (AINx) or from one of the several internal reference voltage sources common to all comparators. The user selects the input source as follows:

- The positive input is selected by the Positive Input MUX Select bit group in the Comparator Control register (COMPCTRLx.MUXPOS)
- The negative input is selected by the Negative Input MUX Select bit group in the Comparator Control register (COMPCTRLx.MUXNEG)

In the case of using an external I/O pin, the selected pin must be configured for analog usage in the PORT Controller by disabling the digital input and output. The switching of the analog input multiplexors is controlled to minimize crosstalk between the channels. The input selection must be changed only while the individual comparator is disabled.

32.6.4 Window Operation

Each comparator pair can be configured to work together in window mode. In this mode, a voltage range is defined, and the comparators give information about whether an input signal is within this range or not. Window mode is enabled by the Window Enable x bit in the Window Control register (WINCTRL.WENx). Both comparators in a pair must have the same measurement mode setting in their respective Comparator Control Registers (COMPCTRLx.SINGLE).


To physically configure the pair of comparators for window mode, the same I/O pin should be chosen for each comparator's positive input to create the shared input signal. The negative inputs define the range for the window. In Figure 32-4, COMP0 defines the upper limit and COMP1 defines the lower limit of the window, as shown but the window will also work in the opposite configuration with COMP0 lower and COMP1 higher. The current state of the window function is available in the Window x State bit group of the Status register (STATUS.WSTATEx).

Window mode can be configured to generate interrupts when the input voltage changes to below the window, when the input voltage changes into the window or when the input voltage changes outside the window. The interrupt selections are set by the Window Interrupt Selection bit group in the Window Control register (WINCTRL.WINTSELx[1:0]). Events are generated using the inside/outside state of the window, regardless of whether the interrupt is enabled or not. Note that the individual comparator outputs, interrupts and events continue to function normally during window mode.

When the comparators are configured for window mode and single-shot mode, measurements are performed simultaneously on both comparators. Writing a one to either Start Comparison bit in the Control B register (CTRLB.STARTx) starts a measurement. Likewise either peripheral event can start a measurement.



Figure 32-4. Comparators in Window Mode



32.6.5 Voltage Doubler


The AC contains a voltage doubler that can reduce the resistance of the analog multiplexors when the supply voltage is below 2.5V. The voltage doubler is normally switched on/off automatically based on the supply level. When enabling the comparators, additional start-up time is required for the voltage doubler to settle. If the supply voltage is guaranteed to be above 2.5V, the voltage doubler can be disabled by writing the Low-Power Mux bit in the Control A register (CTRLA.LPMUX) to one. Disabling the voltage doubler saves power and reduces the start-up time.

32.6.6 VDDANA Scaler

The V_{DDANA} scaler generates a reference voltage that is a fraction of the device's supply voltage, with 64 levels. One independent voltage channel is dedicated for each comparator. The scaler is enabled when a comparator's Negative Input Mux bit group in its Comparator Control register (COMPCTRLx.MUXNEG) is set to five and the comparator is enabled. The voltage of each channel is selected by the Value bit group in the Scaler x registers (SCALERx.VALUE[5:0]).



Figure 32-5. VDDANA Scaler



32.6.7 Input Hysteresis

Application software can selectively enable/disable hysteresis for the comparison. Applying hysteresis will help prevent constant toggling of the output, which can be caused by noise when the input signals are close to each other. Hysteresis is enabled for each comparator individually by the Hysteresis Mode bit in the Comparator x Control register (COMPCTRLx.HYST). Hysteresis is available only in continuous mode (COMPCTRLx.SINGLE=0).

32.6.8 Propagation Delay vs. Power Consumption

It is possible to trade off comparison speed for power efficiency to get the shortest possible propagation delay or the lowest power consumption. The speed setting is configured for each comparator individually by the Speed bit group in the Comparator x Control register (COMPCTRLx.SPEED). The Speed bits select the amount of bias current provided to the comparator, and as such will also affect the start-up time.

32.6.9 Filtering

The output of the comparators can be digitally filtered to reduce noise using a simple digital filter. The filtering is determined by the Filter Length bits in the Comparator Control x register (COMPCTRLx.FLEN), and is independent for each comparator. Filtering is selectable from none, 3-bit majority (N=3) or 5-bit majority (N=5) functions. Any change in the comparator output is considered valid only if N/2+1 out of the last N samples agree. The filter sampling rate is the CLK_AC frequency scaled by the prescaler setting in the Control A register (CTRLA.PRESCALER).

Note that filtering creates an additional delay of N-1 sampling cycles from when a comparison is started until the comparator output is validated. For continuous mode, the first valid output will occur when the required number of filter samples is taken. Subsequent outputs will be generated every cycle based on the current sample plus the previous N-1 samples, as shown in Figure 32-6. For single-shot mode, the comparison completes after the Nth filter sample, as shown in Figure 32-7.



Figure 32-6. Continuous Mode Filtering





Figure 32-7. Single-Shot Filtering



During sleep modes, filtering is supported only for single-shot measurements. Filtering must be disabled if continuous measurements will be done during sleep modes, or the resulting interrupt/event may be generated incorrectly.


32.6.10 Comparator Output

The output of each comparator can be routed to an I/O pin by setting the Output bit group in the Comparator Control x register (COMPCTRLx.OUT). This allows the comparator to be used by external circuitry. Either the raw, non-synchronized output of the comparator or the CLK_AC-synchronized version, including filtering, can be used as the I/O signal source. The output appears on the corresponding CMP[x] pin.

32.6.11 Offset Compensation

The Swap bit in the Comparator Control registers (COMPCTRLx.SWAP) controls switching of the input signals to a comparator's positive and negative terminals. When the comparator terminals are swapped, the output signal from the comparator is also inverted, as shown in Figure 32-8. This allows the user to measure or compensate for the comparator input offset voltage. As part of the input selection, COMPCTRLx.SWAP can be changed only while the comparator is disabled.

Figure 32-8. Input Swapping for Offset Compensation





32.7 Additional Features

32.7.1 DMA Operation

Not applicable.

32.7.2 Interrupts

The peripheral has the following interrupt sources:

- Comparator: COMP0, COMP1(INTENCLR, INTSET, INTFLAG)
- Window: WIN0(INTENCLR, INTSET, INTFLAG)

Comparator interrupts are generated based on the conditions selected by the Interrupt Selection bit group in the Comparator Control registers (COMPCTRLx.INTSEL). Window interrupts are generated based on the conditions selected by the Window Interrupt Selection bit group in the Window Control register (WINCTRL.WINTSEL[1:0]).

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the peripheral is reset. An interrupt flag is cleared by writing a one to the corresponding bit in the INTFLAG register.

Each peripheral can have one interrupt request line per interrupt source or one common interrupt request line for all the interrupt sources. If the peripheral has one common interrupt request line for all the interrupt sources, the user must read the INTFLAG register to determine which interrupt condition is present.

For details on clearing interrupt flags, refer to the INTFLAG register description.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

32.7.3 Events

The peripheral can generate the following output events:

- Comparator: COMPEO0, COMPEO1(EVCTRL)
- Window: WINEO0(EVCTRL)

Output events must be enabled to be generated. Writing a one to an Event Output bit in the Event Control register (EVCTRL.COMPEOx) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event. The events must be correctly routed in the Event System. Refer to "EVSYS – Event System" on page 390 for details.

The peripheral can take the following actions on an input event:

- Single-shot measurement
- Single-shot measurement in window mode

Input events must be enabled for the corresponding action to be taken on any input event. Writing a one to an Event Input bit in the Event Control register (EVCTRL.COMPEIx) enables the corresponding action on input event. Writing a zero to a bit disables the corresponding action on input event. Note that if several events are connected to the peripheral, the enabled action will be taken on any of the incoming events. The events must be correctly routed in the Event System. Refer to "EVSYS – Event System" on page 390 for details.

When EVCTRL.COMPEIx is one, the event will start a comparison on COMPx after the start-up time delay. In normal mode, each comparator responds to its corresponding input event independently. For a pair of comparators in window mode, either comparator event will trigger a comparison on both comparators simultaneously.



32.7.4 Sleep Mode Operation

The Run in Standby bit in the Control A register (CTRLA.RUNSTDBY) controls the behavior of the AC during standby sleep mode. When the bit is zero, the comparator pair is disabled during sleep, but maintains its current configuration. When the bit is one, the comparator pair continues to operate during sleep. Note that when RUNSTDBY is zero, the analog blocks are powered off for the lowest power consumption. This necessitates a start-up time delay when the system returns from sleep.

When RUNSTDBY is one, any enabled AC interrupt source can wake up the CPU. While the CPU is sleeping, single-shot comparisons are only triggerable by events. The AC can also be used during sleep modes where the clock used by the AC is disabled, provided that the AC is still powered (not in shutdown). In this case, the behavior is slightly different and depends on the measurement mode, as listed in Table 32-1.


Table 32-1. Sleep Mode Operation

COMPCTRLx.MODE	RUNSTDBY=0	RUNSTDBY=1
0 (Continuous)	COMPx disabled	GCLK_AC_DIG stopped, COMPx enabled
1 (Single-shot)	COMPx disabled	GCLK_AC_DIG stopped, COMPx enabled only when triggered by an input event

32.7.4.1 Continuous Measurement during Sleep

When a comparator is enabled in continuous measurement mode and GCLK_AC_DIG is disabled during sleep, the comparator will remain continuously enabled and will function asynchronously. The current state of the comparator is asynchronously monitored for changes. If an edge matching the interrupt condition is found, GCLK_AC_DIG is started to register the interrupt condition and generate events. If the interrupt is enabled in the Interrupt Enable registers (INTENCLR/SET), the AC can wake up the device; otherwise GCLK_AC_DIG is disabled until the next edge detection. Filtering is not possible with this configuration.


Figure 32-9. Continuous Mode SleepWalking



32.7.4.2 Single-Shot Measurement during Sleep

For low-power operation, event-triggered measurements can be performed during sleep modes. When the event occurs, the Power Manager will start GCLK_AC_DIG. The comparator is enabled, and after the start-up time has passed, a comparison is done, with filtering if desired, and the appropriate peripheral events and interrupts are also generated, as shown in Figure 32-10 The comparator and GCLK_AC_DIG are then disabled again automatically, unless configured to wake the system from sleep. Filtering is allowed with this configuration.

Figure 32-10.Single-Shot SleepWalking





32.7.5 Synchronization

Due to the asynchronicity between CLK_MODULE_APB and GCLK_MODULE, some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete.

If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following bits need synchronization when written:

- Software Reset bit in Control A register (CTRLA.SWRST)
- Enable bit in Control A register (CTRLA.ENABLE)
- Enable bit in Comparator Control register (COMPCTRLn.ENABLE)

The following register need synchronization when written:

Window Control register (WINCTRL)

Refer to the Synchronization chapter for further details.



32.8 Register Summary

Table 32-2. Register Summary

Offset	Name	Bit Pos.								
0x00	CTRLA	7:0	LPMUX					RUNSTDBY	ENABLE	SWRST
0x01	CTRLB	7:0							START1	START0
0x02	EVCTRL	7:0				WINEO0			COMPEO1	COMPEO0
0x03	LVOINE	15:8							COMPEI1	COMPEI0
0x04	INTENCLR	7:0				WIN0			COMP1	COMP0
0x05	INTENSET	7:0				WIN0			COMP1	COMP0
0x06	INTFLAG	7:0				WIN0			COMP1	COMP0
0x07	Reserved									
0x08	STATUSA	7:0			WSTATE0[1:0]				STATE1	STATE0
0x09	STATUSB	7:0	SYNCBUSY						READY1	READY0
0x0A	STATUSC	7:0			WSTATE0[1:0]				STATE1	STATE0
0x0B	Reserved									
0x0C	WINCTRL	7:0						WINTSEL0[1:0] WE		WEN0
0x0D	_									
 0x0F	Reserved									
0x10		7:0		INTSE	EL[1:0]		SPEE	ED[1:0]	SINGLE	ENABLE
0x11	COMPOTELO	15:8	SWAP		MUXPOS[1:0]			MUXNEG[2:0]		
0x12	COMPCTRL0	23:16					HYST		OUT	[1:0]
0x13		31:24							FLEN[2:0]	
0x14		7:0		INTSEL[1:0]			SPEE	ED[1:0]	SINGLE	ENABLE
0x15	OOMPOTDI 4	15:8	SWAP		MUXPOS[1:0]			MUXNEG[2:0]		
0x16	COMPCTRL1	23:16					HYST		OUT	[1:0]
0x17	31:24							FLEN[2:0]		
0x18										
 0x1F	Reserved									
0x20	SCALER0	7:0			VALUE[5:0]					
0x21	SCALER1	7:0			VALUE[5:0]					



32.9 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 851 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Write-Synchronized or the Read-Synchronized property in each individual register description. Refer to "Synchronization" on page 860 for details.

Some registers are enable-protected, meaning they can be written only when the AC is disabled. Enable-protection is denoted by the Enable-Protected property in each individual register description.



32.9.1 Control A

Name: CTRLA
Offset: 0x00
Reset: 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
	LPMUX					RUNSTDBY	ENABLE	SWRST
Access	R/W	R	R	R	R	R/W	R/W	W
Reset	0	0	0	0	0	0	0	0

Bit 7 – LPMUX: Low-Power Mux

0: The analog input muxes have low resistance, but consume more power at lower voltages (e.g., are driven by the voltage doubler).

1: The analog input muxes have high resistance, but consume less power at lower voltages (e.g., the voltage doubler is disabled).

This bit is not synchronized

Bits 6:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – RUNSTDBY: Run in Standby

This bit controls the behavior of the comparators during standby sleep mode.

0: The comparator pair is disabled during sleep.

1: The comparator pair continues to operate during sleep.

This bit is not synchronized

Bit 1 – ENABLE: Enable

0: The AC is disabled.

1: The AC is enabled. Each comparator must also be enabled individually by the Enable bit in the Comparator Control register (COMPCTRLn.ENABLE).

Due to synchronization, there is delay from updating the register until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately after being written. STATUS.SYNCBUSY is set. STATUS.SYNCBUSY is cleared when the peripheral is enabled/disabled.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets all registers in the AC to their initial state, and the AC will be disabled.

Writing a one to CTRL.SWRST will always take precedence, meaning that all other writes in the same write-operation will be discarded.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.



32.9.2 Control B

Name: CTRLB
Offset: 0x01
Reset: 0x00

Property: -

Bit	7	6	5	4	3	2	1	0	
							START1	START0	
Access	R	R	R	R	R	R	W	W	
Reset	0	0	0	0	0	0	0	0	

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – STARTx [x=1..0]: Comparator x Start Comparison

Writing a zero to this field has no effect.

Writing a one to STARTx starts a single-shot comparison on COMPx if both the Single-Shot and Enable bits in the Comparator x Control Register are one (COMPCTRLx.SINGLE and COMPCTRLx.ENABLE). If comparator x is not implemented, or if it is not enabled in single-shot mode, writing a one has no effect.

This bit always reads as zero.



32.9.3 Event Control

 Name:
 EVCTRL

 Offset:
 0x02

 Reset:
 0x0000

Property: Write-Protected

Bit	15	14	13	12	11	10	9	8
							COMPEI1	COMPEI0
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				WINEO0			COMPEO1	COMPEO0
Access	R	R	R	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:10 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 9:8 – COMPEIx [x=1..0]: Comparator x Event Input

Note that several actions can be enabled for incoming events. If several events are connected to the peripheral, the enabled action will be taken for any of the incoming events. There is no way to tell which of the incoming events caused the action.

These bits indicate whether a comparison will start or not on any incoming event.

- 0: Comparison will not start on any incoming event.
- 1: Comparison will start on any incoming event.

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – WINEO: Window x Event Output Enable

These bits indicate whether the window x function can generate a peripheral event or not.

- 0: Window x Event is disabled.
- 1: Window x Event is enabled.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 1:0 – COMPEOx [x=1..0]: Comparator x Event Output Enable

These bits indicate whether the comparator x output can generate a peripheral event or not.

- 0: COMPx event generation is disabled.
- 1: COMPx event generation is enabled.



32.9.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x04 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0	_
				WIN0			COMP1	COMP0	
Access	R	R	R	R/W	R	R	R/W	R/W	•
Reset	0	0	0	0	0	0	0	0	

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – WIN: Window x Interrupt Enable

Reading this bit returns the state of the Window x interrupt enable.

0: The Window x interrupt is disabled.

1: The Window x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit disables the Window x interrupt.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – COMPx [x=1..0]: Comparator x Interrupt Enable

Reading this bit returns the state of the Comparator x interrupt enable.

0: The Comparator x interrupt is disabled.

1: The Comparator x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit disables the Comparator x interrupt.



32.9.5 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x05 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
				WIN0			COMP1	COMP0
Access	R	R	R	R/W	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – WIN: Window x Interrupt Enable

Reading this bit returns the state of the Window x interrupt enable.

0: The Window x interrupt is disabled.

1: The Window x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit enables the Window x interrupt.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – COMPx [x=1..0]: Comparator x Interrupt Enable

Reading this bit returns the state of the Comparator x interrupt enable.

0: The Comparator x interrupt is disabled.

1: The Comparator x interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Ready interrupt bit and enable the Ready interrupt.



32.9.6 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x06 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0	_
				WIN0			COMP1	COMP0	
Access	R	R	R	R/W	R	R	R/W	R/W	•
Reset	0	0	0	0	0	0	0	0	

Bits 7:5 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 4 – WIN: Window x

This flag is set according to the Window x Interrupt Selection bit group in the WINCTRL register (WINCTRL.WINTSELx) and will generate an interrupt if INTENCLR/SET.WINx is also one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Window x interrupt flag.

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – COMPx [x=1..0]: Comparator x

Reading this bit returns the status of the Comparator x interrupt flag. If comparator x is not implemented, COMPx always reads as zero.

This flag is set according to the Interrupt Selection bit group in the Comparator x Control register (COMPCTRLx.INTSEL) and will generate an interrupt if INTENCLR/SET.COMPx is also one.

Writing a zero to this bit has no effect.

Writing a one to this bit clears the Comparator x interrupt flag.



32.9.7 Status A

Name: STATUSA

Offset: 0x08 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
			WSTAT	E0[1:0]			STATE1	STATE0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – WSTATE0[1:0]: Window 0 Current State

These bits show the current state of the signal if the window 0 mode is enabled, according to Table 32-3. If the window 0 function is not implemented, WSTATE0 always reads as zero.

Table 32-3. Window 0 Current State

WSTATE0[1:0]	Name	Description
0x0	ABOVE	Signal is above window
0x1	INSIDE	Signal is inside window
0x2	BELOW	Signal is below window
0x3		Reserved

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 1:0 – STATEx [x=1..0]: Comparator x Current State

This bit shows the current state of the output signal from COMPx. STATEx is valid only when STATUSB.READYx is one.



32.9.8 Status B

Name: STATUSB

Offset: 0x09 **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY						READY1	READY0
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy

This bit is cleared when the synchronization of registers between the clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 1:0 – READYx [x=1..0]: Comparator x Ready

This bit is cleared when the comparator x output is not ready.

This bit is set when the comparator x output is ready.

If comparator x is not implemented, READYx always reads as zero.



32.9.9 Status C

STATUSC is a copy of STATUSA (see STATUSA register), with the additional feature of automatically starting single-shot comparisons. A read of STATUSC will start a comparison on all comparators currently configured for single-shot operation. The read will stall the bus until all enabled comparators are ready. If a comparator is already busy with a comparison, the read will stall until the current comparison is compete, and a new comparison will not be started.

Name: STATUSC

Offset: 0x0A **Reset:** 0x00

Property: -

Bit	7	6	5	4	3	2	1	0	
			WSTAT	E0[1:0]			STATE1	STATE0	
Access	R	R	R	R	R	R	R	R	
Reset	0	0	0	0	0	0	0	0	

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:4 – WSTATE0[1:0]: Window 0 Current State

These bits show the current state of the signal if the window 0 mode is enabled. If the window 0 function is not implemented, WSTATE0 always reads as zero.

Table 32-4. Window 0 Current State

WSTATE0[1:0]	Name	Description
0x0	ABOVE	Signal is above window
0x1	INSIDE	Signal is inside window
0x2	BELOW	Signal is below window
0x3		Reserved

Bits 3:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 1:0 – STATEx [x=1..0]: Comparator x Current State

This bit shows the current state of the output signal from COMPx. If comparator x is not implemented, STATEx always reads as zero. STATEx is only valid when STATUSB.READYx is one.



32.9.10 Window Control

Name: WINCTRL

Offset: 0x0C **Reset:** 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
						WINTSI	EL0[1:0]	WEN0
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 2:1 – WINTSEL0[1:0]: Window 0 Interrupt Selection

These bits configure the interrupt mode for the comparator window 0 mode.

Table 32-5. Window 0 Interrupt Selection

WINTSEL0[1:0]	Name	Description
0x0	ABOVE	Interrupt on signal above window
0x1	INSIDE	Interrupt on signal inside window
0x2	BELOW	Interrupt on signal below window
0x3	OUTSIDE	Interrupt on signal outside window

Bit 0 – WEN0: Window 0 Mode Enable

0: Window mode is disabled for comparators 0 and 1.

1: Window mode is enabled for comparators 0 and 1.



32.9.11 Comparator Control n

The configuration of comparator n is protected while comparator n is enabled (COMPCTRLn.ENABLE=1). Changes to the other bits in COMPCTRLn can only occur when COMPCTRLn.ENABLE is zero.

Name: COMPCTRLn

Offset: 0x10+n*0x4 [n=0..1]

Reset: 0x00000000

Property: Write-Protected, Write-Synchronized

Bit	31	30	29	28	27	26	25	24
							FLEN[2:0]	
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
					HYST		OUT	[1:0]
Access	R	R	R	R	R/W	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	SWAP		MUXPO	OS[1:0]		MUXNEG[2:0]		
Access	R/W	R	R/W	R/W	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
		INTSE	EL[1:0]		SPEE	D[1:0]	SINGLE	ENABLE
Access	R	R/W	R/W	R	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:27 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

• Bits 26:24 – FLEN[2:0]: Filter Length

These bits configure the filtering for comparator n. COMPCTRLn.FLEN can only be written while COMPCTRLn.ENABLE is zero.

These bits are not synchronized.

Table 32-6. Filter Length

FLEN[2:0]	Name	Description
0x0	OFF	No filtering



FLEN[2:0]	Name	Description
0x1	MAJ3	3-bit majority function (2 of 3)
0x2	MAJ5	5-bit majority function (3 of 5)
0x3-0x7		Reserved

Bits 23:20 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 19 – HYST: Hysteresis Enable

This bit indicates the hysteresis mode of comparator n. Hysteresis is available only for continuous mode (COMPCTRLn.SINGLE=0). COMPCTRLn.HYST can be written only while COMPCTRLn.ENABLE is zero.

- 0: Hysteresis is disabled.
- 1: Hysteresis is enabled.

This bit is not synchronized

Bit 18 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 17:16 – OUT[1:0]: Output

These bits configure the output selection for comparator n. COMPCTRLn.OUT can be written only while COMPCTRLn.ENABLE is zero.

These bits are not synchronized.

Table 32-7. Output

OUT[1:0]	Name	Description
0x0	OFF	The output of COMPn is not routed to the COMPn I/O port
0x1	ASYNC	The asynchronous output of COMPn is routed to the COMPn I/O port
0x2	SYNC	The synchronous output (including filtering) of COMPn is routed to the COMPn I/O port
0x3		Reserved

• Bit 15 – SWAP: Swap Inputs and Invert

This bit swaps the positive and negative inputs to COMPn and inverts the output. This function can be used for offset cancellation. COMPCTRLn.SWAP can be written only while COMPCTRLn.ENABLE is zero.

- 0: The output of MUXPOS connects to the positive input, and the output of MUXNEG connects to the negative input.
- 1: The output of MUXNEG connects to the positive input, and the output of MUXPOS connects to the negative input.

This bit is not synchronized

Bit 14 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.



Bits 13:12 – MUXPOS[1:0]: Positive Input Mux Selection

These bits select which input will be connected to the positive input of comparator n. COMPCTRLn.MUXPOS can be written only while COMPCTRLn.ENABLE is zero.

These bits are not synchronized.

Table 32-8. Positive Input Mux Selection

MUXPOS[1:0]	Name	Description
0x0	PIN0	I/O pin 0
0x1	PIN1	I/O pin 1
0x2	PIN2	I/O pin 2
0x3	PIN3	I/O pin 3

Bit 11 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 10:8 – MUXNEG[2:0]: Negative Input Mux Selection

These bits select which input will be connected to the negative input of comparator n. COMPCTRLn.MUXNEG can only be written while COMPCTRLn.ENABLE is zero.

These bits are not synchronized.

Table 32-9. Negative Input Mux Selection

Value	Name	Description
0x0	PIN0	I/O pin 0
0x1	PIN1	I/O pin 1
0x2	PIN2	I/O pin 2
0x3	PIN3	I/O pin 3
0x4	GND	Ground
0x5	VSCALE	V _{DDANA} scaler
0x6	BANDGAP	Internal bandgap voltage
0x7	DAC	DAC output

Bit 7 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bits 6:5 - INTSEL[1:0]: Interrupt Selection

These bits select the condition for comparator n to generate an interrupt or event. COMPCTRLn.INTSEL can be written only while COMPCTRLn.ENABLE is zero.

These bits are not synchronized.



Table 32-10. Interrupt Selection

INTSEL[1:0]	Name	Description
0x0	TOGGLE	Interrupt on comparator output toggle
0x1	RISING	Interrupt on comparator output rising
0x2	FALLING	Interrupt on comparator output falling
0x3	EOC	Interrupt on end of comparison (single-shot mode only)

Bit 4 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

Bits 3:2 – SPEED[1:0]: Speed Selection

This bit indicates the speed/propagation delay mode of comparator n. COMPCTRLn.SPEED can be written only while COMPCTRLn.ENABLE is zero.

These bits are not synchronized.

Table 32-11. Speed Selection

SPEED[1:0]	Name	Description
0x0	LOW	Low speed
0x1	HIGH	High speed
0x2-0x3		Reserved

• Bit 1 - SINGLE: Single-Shot Mode

This bit determines the operation of comparator n. COMPCTRLn.SINGLE can be written only while COMPCTRLn.ENABLE is zero.

- 0: Comparator n operates in continuous measurement mode.
- 1: Comparator n operates in single-shot mode.

This bit is not synchronized

Bit 0 – ENABLE: Enable

Writing a zero to this bit disables comparator n.

Writing a one to this bit enables comparator n.

After writing to this bit, the value read back will not change until the action initiated by the writing is complete. Due to synchronization, there is a latency of at least two GCLK_AC_DIG clock cycles from updating the register until the comparator is enabled/disabled. The bit will continue to read the previous state while the change is in progress. Writing a one to COMPCTRLn.ENABLE will prevent further changes to the other bits in COMPCTRLn. These bits remain protected until COMPCTRLn.ENABLE is written to zero and the write is synchronized.



32.9.12 Scaler n

Name: SCALERn

Offset: 0x20+n*0x1 [n=0..1]

Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
					VALU	E[5:0]		
Access	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bits 5:0 – VALUE[5:0]: Scaler Value

These bits define the scaling factor for channel n of the V_{DD} voltage scaler. The output voltage, V_{SCALE} , is:

$$V_{SCALE} = \frac{V_{DD} \cdot (VALUE + 1)}{64}$$



33. DAC - Digital-to-Analog Converter

33.1 Overview


The Digital-to-Analog Converter (DAC) converts a digital value to a voltage. The DAC has one channel with 10-bit resolution, and it is capable of converting up to 350,000 samples per second (350ksps).

33.2 Features

- DAC with 10-bit resolution
- Up to 350ksps conversion rate
- Multiple trigger sources
- High-drive capabilities
- Output can be used as input to the Analog Comparator (AC)
- DMA support

33.3 Block Diagram

Figure 33-1. DAC Block Diagram



33.4 Signal Description

Signal Name	Туре	Description
VOUT	Analog output	DAC output
VREFP	Analog input	External reference



Refer to "I/O Multiplexing and Considerations" on page 11 for the pin mapping of this peripheral. One signal can be mapped on several pins.

33.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

33.5.1 I/O Lines

Using the DAC's I/O lines requires the I/O pins to be configured using the port configuration (PORT). Refer to "PORT" on page 363 for details.

33.5.2 Power Management

The DAC will continue to operate in any sleep mode where the selected source clock is running. The DAC interrupts can be used to wake up the device from sleep modes. The events can trigger other operations in the system without exiting sleep modes. Refer to "PM – Power Manager" on page 102 for details on the different sleep modes.

33.5.3 Clocks

The DAC bus clock (CLK_DAC_APB) can be enabled and disabled in the Power Manager, and the default state of CLK_DAC_APB can be found in the Peripheral Clock Masking section in "PM – Power Manager" on page 102.

A generic clock (GCLK_DAC) is required to clock the DAC. This clock must be configured and enabled in the Generic Clock Controller before using the DAC. Refer to "GCLK – Generic Clock Controller" on page 80 for details.

This generic clock is asynchronous to the bus clock (CLK_DAC). Due to this asynchronicity, writes to certain registers will require synchronization between the clock domains. Refer to "Synchronization" on page 882 for further details.

33.5.4 DMA

The DMA request line is connected to the DMA Controller (DMAC). Using the DAC DMA requests requires the DMA Controller to be configured first. Refer to "DMAC – Direct Memory Access Controller" on page 256 for details.

33.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. Using the DAC interrupts requires the Interrupt Controller to be configured first. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

33.5.6 Events

The events are connected to the Event System. Refer to "EVSYS – Event System" on page 390 for details on how to configure the Event System.

33.5.7 Debug Operation

When the CPU is halted in debug mode the DAC continues normal operation. If the DAC is configured in a way that requires it to be periodically serviced by the CPU through interrupts or similar, improper operation or data loss may result during debugging.

33.5.8 Register Access Protection

All registers with write-access are optionally write-protected by the Peripheral Access Controller (PAC), except the following register:

Interrupt Flag Status and Clear register (INTFLAG)

Write-protection is denoted by the Write-Protection property in the register description.

When the CPU is halted in debug mode, all write-protection is automatically disabled.



Write-protection does not apply for accesses through an external debugger. Refer to "PAC – Peripheral Access Controller" on page 28 for details.

33.5.9 Analog Connections

Not applicable.

33.6 Functional Description

33.6.1 Principle of Operation

The Digital-to-Analog Converter (DAC) converts the digital value written to the Data register (DATA) into an analog voltage on the DAC output. By default, a conversion is started when new data is written to DATA, and the corresponding voltage is available on the DAC output after the conversion time. It is also possible to enable events from the Event System to trigger the conversion.

33.6.2 Basic Operation

33.6.2.1 Initialization

Before enabling the DAC, it must be configured by selecting the voltage reference using the Reference Selection bits in the Control B register (CTRLB.REFSEL).

33.6.2.2 Enabling, Disabling and Resetting

The DAC is enabled by writing a one to the Enable bit in the Control A register (CTRLA.ENABLE). The DAC is disabled by writing a zero to CTRLA.ENABLE.

The DAC is reset by writing a one to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the DAC will be reset to their initial state, and the DAC will be disabled. Refer to the CTRLA register for details.

33.6.2.3 Enabling the Output Buffer

To enable the DAC output on the V_{OUT} pin, the output driver must be enabled by writing a one to the External Output Enable bit in the Control B register (CTRLB.EOEN).

The DAC output buffer provides a high-drive-strength output, and is capable of driving both resistive and capacitive loads. To minimize power consumption, the output buffer should be enabled only when external output is needed.

33.6.3 Additional Features

33.6.3.1 Conversion Range

The conversion range is between GND and the selected DAC voltage reference. The default voltage reference is the internal 1V (INT1V) reference voltage. The other voltage reference options are the 3.3V analog supply voltage (AV $_{CC}$ = VDDANA) and the external voltage reference (VREFP). The voltage reference is selected by writing to the Reference Selection bits in the Control B register (CTRLB.REFSEL). The output voltage from the DAC can be calculated using the following formula:

$$V_{DAC} = \frac{DATA}{0x3FF} \cdot VREF$$

33.6.3.2 DAC as an Internal Reference

The DAC output can be internally enabled as input to the analog comparator. This is enabled by writing a one to the Internal Output Enable bit in the Control B register (CTRLB.IOEN). It is possible to have the internal and external output enabled simultaneously.

The DAC output can also be enabled as input to the Analog-to-Digital Converter. In this case, the output buffer must be enabled.



33.6.3.3 Data Buffer

The Data Buffer register (DATABUF) and the Data register (DATA) are linked together to form a two-stage FIFO. The DAC uses the Start Conversion event to load data from DATABUF into DATA and start a new conversion. The Start Conversion event is enabled by writing a one to the Start Event Input bit in the Event Control register (EVCTRL.STARTEI). If a Start Conversion event occurs when DATABUF is empty, an Underrun interrupt request is generated if the Underrun interrupt is enabled.

The DAC can generate a Data Buffer Empty event when DATABUF becomes empty and new data can be loaded to the buffer. The Data Buffer Empty event is enabled by writing a one to the Empty Event Output bit in the Event Control register (EVCTRL.EMPTYEO). A Data Buffer Empty interrupt request is generated if the Data Buffer Empty interrupt is enabled.

33.6.3.4 Voltage Pump

When the DAC is used at operating voltages lower than 2.5V, the voltage pump must be enabled. This enabling is done automatically, depending on operating voltage.

The voltage pump can be disabled by writing a one to the Voltage Pump Disable bit in the Control B register (CTRLB.VPD). This can be used to reduce power consumption when the operating voltage is above 2.5V.

The voltage pump uses the asynchronous GCLK_DAC clock, and requires that the clock frequency be at least four times higher than the sampling period.

33.6.3.5 Sampling Period

As there is no automatic indication that a conversion is done, the sampling period must be greater than or equal to the specified conversion time.

33.6.4 DMA, Interrupts and Events

Table 33-1. Moduel Request for ADC

Condition	Interrupt request	Event output	Event input	DMA request	DMA request is cleared
Data Buffer Empty	x	х		x	When DATABUF is written
Underrun	x				
Synchronization Ready	x				
Start Conversion			x		

33.6.5 DMA Operation

The DAC generates the following DMA request:

• Data Buffer Empty (EMPTY): the request is set when the Data Buffer register is empty (data transferred from DATABUF to DATA). The request is cleared when DATABUF is written.

For each Start Conversion event, DATABUF is transferred into DATA and the conversion starts. When DATABUF is empty, the DAC generates the DMA request for new data. As DATABUF is initially not empty, it must be written by the CPU before the first event occurs.

If the CPU accesses the registers that are the source of a DMA request set/clear condition, the DMA request can be lost or the DMA transfer can be corrupted, if enabled.

When DAC registers are write-protected by Peripheral Access Controller, DATABUF cannot be written. To bypass DATABUF write protection, Bypass DATABUF Write Protection bit (CTRLB.BDWP) must be written to one.



33.6.6 Interrupts

The DAC has the following interrupt sources:

- Data Buffer Empty
- Underrun
- Synchronization Ready

Each interrupt source has an interrupt flag associated with it. The interrupt flag in the Interrupt Flag Status and Clear register (INTFLAG) is set when the interrupt condition occurs. Each interrupt can be individually enabled by writing a one to the corresponding bit in the Interrupt Enable Set register (INTENSET), and disabled by writing a one to the corresponding bit in the Interrupt Enable Clear register (INTENCLR). An interrupt request is generated when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt request remains active until the interrupt flag is cleared, the interrupt is disabled or the DAC is reset. See the register description for details on how to clear interrupt flags.

The DAC has one common interrupt request line for all the interrupt sources. The user must read the INTFLAG register to determine which interrupt condition is present.

Note that interrupts must be globally enabled for interrupt requests to be generated. Refer to "Nested Vector Interrupt Controller" on page 23 for details.

33.6.7 Events

The DAC can generate the following output events:

Data Buffer Empty (EMPTY)

Writing a one to an Event Output bit in the Event Control register (EVCTRL.xxEO) enables the corresponding output event. Writing a zero to this bit disables the corresponding output event. Refer to "EVSYS – Event System" on page 390 for details on configuring the event system.

The DAC can take the following actions on an input event:

Start Conversion (START)

Writing a one to an Event Input bit in the Event Control register (EVCTRL.xxEI) enables the corresponding action on an input event. Writing a zero to this bit disables the corresponding action on input event. Note that if several events are connected to the DAC, the enabled action will be taken on any of the incoming events. Refer to "EVSYS – Event System" on page 390 for details on configuring the event system.

33.6.8 Sleep Mode Operation

The generic clock for the DAC is running in idle sleep mode. If the Run In Standby bit in the Control A register (CTRLA.RUNSTDBY) is one, the DAC output buffer will keep its value in standby sleep mode. If CTRLA.RUNSTDBY is zero, the DAC output buffer will be disabled in standby sleep mode.

33.6.9 Synchronization

Due to the asynchronicity between CLK_DAC_APB and GCLK_DAC, some registers must be synchronized when accessed. A register can require:

- Synchronization when written
- Synchronization when read
- Synchronization when written and read
- No synchronization

When executing an operation that requires synchronization, the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set immediately, and cleared when synchronization is complete. The Synchronization Ready interrupt can be used to signal when synchronization is complete.



If an operation that requires synchronization is executed while STATUS.SYNCBUSY is one, the bus will be stalled. All operations will complete successfully, but the CPU will be stalled and interrupts will be pending as long as the bus is stalled.

The following bits need synchronization when written:

- Software Reset bit in the Control A register (CTRLA.SWRST)
- Enable bit in the Control A register (CTRLA.ENABLE)
- All bits in the Data register (DATA)
- All bits in the Data Buffer register (DATABUF)

Synchronization is denoted by the Write-Synchronized property in the register description.

The following bits need synchronization when read:

• All bits in the Data register (DATA)



33.7 Register Summary

Table 33-2. Register Summary

Offset	Name	Bit Pos.								
0x0	CTRLA	7:0						RUNSTDBY	ENABLE	SWRST
0x1	CTRLB	7:0	REFSI	EL[1:0]		BDWP	VPD	LEFTADJ	IOEN	EOEN
0x2	EVCTRL	7:0							EMPTYEO	STARTEI
0x3	Reserved									
0x4	INTENCLR	7:0						SYNCRDY	EMPTY	UNDERRUN
0x5	INTENSET	7:0						SYNCRDY	EMPTY	UNDERRUN
0x6	INTFLAG	7:0						SYNCRDY	EMPTY	UNDERRUN
0x7	STATUS	7:0	SYNCBUSY							
0x8	DATA	7:0				DATA	A[7:0]	1	1	
0x9	DAIA	15:8				DATA	[15:8]			
0xA	Reserved									
0xB	Reserved									
0xC	DATABUF	7:0		DATABUF[7:0]						
0xD	DAMADOI	15:8				DATABL	JF[15:8]			



33.8 Register Description

Registers can be 8, 16 or 32 bits wide. Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32-bit register and the 8-bit halves of a 16-bit register can be accessed directly.

Some registers are optionally write-protected by the Peripheral Access Controller (PAC). Write-protection is denoted by the Write-Protected property in each individual register description. Refer to "Register Access Protection" on page 879 for details.

Some registers require synchronization when read and/or written. Synchronization is denoted by the Synchronized property in each individual register description. Refer to "Synchronization" on page 882 for details.



33.8.1 Control A

Name: CTRLA
Offset: 0x0

Reset: 0x00

Property: Write-Protected, Write-Synchronized

Bit	7	6	5	4	3	2	1	0
						RUNSTDBY	ENABLE	SWRST
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – RUNSTDBY: Run in Standby

0: The DAC output buffer is disabled in standby sleep mode.

1: The DAC output buffer can be enabled in standby sleep mode.

This bit is not synchronized.

Bit 1 – ENABLE: Enable

0: The peripheral is disabled or being disabled.

1: The peripheral is enabled or being enabled.

Due to synchronization, there is delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRL.ENABLE will read back immediately and the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY) will be set. STATUS.SYNCBUSY is cleared when the operation is complete.

Bit 0 – SWRST: Software Reset

0: There is no reset operation ongoing.

1: The reset operation is ongoing.

Writing a zero to this bit has no effect.

Writing a one to this bit resets the all registers in the DAC to their initial state, and the DAC will be disabled.

Writing a one to CTRLA.SWRST will always take precedence, meaning that all other writes in the same write operation will be discarded.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the reset is complete. CTRLA.SWRST and STATUS.SYNCBUSY will both be cleared when the reset is complete.



33.8.2 Control B

Name: CTRLB
Offset: 0x1
Reset: 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
	REFSI	EL[1:0]		BDWP	VPD	LEFTADJ	IOEN	EOEN
Access	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:6 – REFSEL[1:0]: Reference Selection

These bits select the reference voltage for the DAC according to the table below.

Table 33-3. Reference Selection

REFSEL[1:0]	Name	Description
0x0	INT1V	Internal 1.0V reference
0x1	AVCC	AVCC
0x2	VREFP	External reference
0x3		Reserved

Bit 5 – Reserved

This bit is unused and reserved for future use. For compatibility with future devices, always write this bit to zero when this register is written. This bit will always return zero when read.

• Bit 4 – BDWP: Bypass DATABUF Write Protection

This bit can bypass DATABUF write protection.

0: DATABUF register is write-protected by Peripheral Access Controller.

1: DATABUF register is not write-protected.

Bit 3 – VPD: Voltage Pump Disable

This bit controls the behavior of the voltage pump.

0: Voltage pump is turned on/off automatically.

1: Voltage pump is disabled.

• Bit 2 - LEFTADJ: Left Adjusted Data

This bit controls how the 10-bit conversion data is adjusted in the Data and Data Buffer registers.

0: DATA and DATABUF registers are right-adjusted.

1: DATA and DATABUF registers are left-adjusted.

Bit 1 – IOEN: Internal Output Enable

0: Internal DAC output not enabled.

1: Internal DAC output enabled to be used by the AC.

Bit 0 – EOEN: External Output Enable

0: The DAC output is turned off.

1: The high-drive output buffer drives the DAC output to the V_{OUT} pin.



33.8.3 Event Control

Name: EVCTRL

Offset: 0x2 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
							EMPTYEO	STARTEI
Access	R	R	R	R	R	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:2 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 1 – EMPTYEO: Data Buffer Empty Event Output

This bit indicates whether or not the Data Buffer Empty event is enabled and will be generated when the Data Buffer register is empty.

- 0: Data Buffer Empty event is disabled and will not be generated.
- 1: Data Buffer Empty event is enabled and will be generated.

Bit 0 – STARTEI: Start Conversion Event Input

This bit indicates whether or not the Start Conversion event is enabled and data are loaded from the Data Buffer register to the Data register upon event reception.

- 0: A new conversion will not be triggered on an incoming event.
- 1: A new conversion will be triggered on an incoming event.



33.8.4 Interrupt Enable Clear

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

Name: INTENCLR

Offset: 0x4 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
						SYNCRDY	EMPTY	UNDERRUN
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready Interrupt Enable bit, which disables the Synchronization Ready Interrupt.

Bit 1 – EMPTY: Data Buffer Empty Interrupt Enable

0: The Data Buffer Empty interrupt is disabled.

1: The Data Buffer Empty interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Data Buffer Empty Interrupt Enable bit, which disables the Data Buffer Empty interrupt.

• Bit 0 - UNDERRUN: Underrun Interrupt Enable

0: The Underrun interrupt is disabled.

1: The Underrun interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Underrun Interrupt Enable bit, which disables the Underrun interrupt.



33.8.5 Interrupt Enable Set

This register allows the user to enable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Clear register (INTENCLR).

Name: INTENSET

Offset: 0x5 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
						SYNCRDY	EMPTY	UNDERRUN
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – SYNCRDY: Synchronization Ready Interrupt Enable

0: The Synchronization Ready interrupt is disabled.

1: The Synchronization Ready interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Synchronization Ready Interrupt Enable bit, which enables the Synchronization Ready Interrupt.

Bit 1 – EMPTY: Data Buffer Empty Interrupt Enable

0: The Data Buffer Empty interrupt is disabled.

1: The Data Buffer Empty interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Data Buffer Empty Interrupt Enable bit, which enables the Data Buffer Empty interrupt.

Bit 0 – UNDERRUN: Underrun Interrupt Enable

0: The Underrun interrupt is disabled.

1: The Underrun interrupt is enabled.

Writing a zero to this bit has no effect.

Writing a one to this bit will set the Underrun Interrupt Enable bit, which enables the Underrun interrupt.



33.8.6 Interrupt Flag Status and Clear

Name: INTFLAG

Offset: 0x6 **Reset:** 0x00

Property: Write-Protected

Bit	7	6	5	4	3	2	1	0
						SYNCRDY	EMPTY	UNDERRUN
Access	R	R	R	R	R	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:3 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.

Bit 2 – SYNCRDY: Synchronization Ready

This flag is cleared by writing a one to the flag.

This flag is set on a 1-to-0 transition of the Synchronization Busy bit in the Status register (STATUS.SYNCBUSY), except when the transition is caused by an enable or a software reset, and will generate an interrupt request if INTENCLR/SET.READY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Synchronization Ready interrupt flag.

Bit 1 – EMPTY: Data Buffer Empty

This flag is cleared by writing a one to the flag or by writing new data to DATABUF.

This flag is set when data is transferred from DATABUF to DATA, and the DAC is ready to receive new data in DATABUF, and will generate an interrupt request if INTENCLR/SET.EMPTY is one.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Data Buffer Empty interrupt flag.

Bit 0 – UNDERRUN: Underrun

This flag is cleared by writing a one to the flag.

This flag is set when a start conversion event occurs when DATABUF is empty, and will generate an interrupt request if INTENCLR/SET.UNDERRUN is one.

Writing a zero to this bit has no effect.

Writing a one to this bit will clear the Underrun interrupt flag.



33.8.7 Status

Name: STATUS

Offset: 0x7 **Reset:** 0x00

Property: Read-Synchronized

Bit	7	6	5	4	3	2	1	0
	SYNCBUSY							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 7 – SYNCBUSY: Synchronization Busy Status

This bit is cleared when the synchronization of registers between the clock domains is complete.

This bit is set when the synchronization of registers between clock domains is started.

Bits 6:0 – Reserved

These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero when this register is written. These bits will always return zero when read.



33.8.8 Data

 Name:
 DATA

 Offset:
 0x8

 Reset:
 0x0000

Property: Read-Synchronized, Write-Protected, Write-Synchronized

Bit	15	14	13	12	11	10	9	8						
		DATA[15:8]												
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0						
Bit	7	6	5	4	3	2	1	0						
				DATA	\ [7:0]									
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Reset	0	0	0	0	0	0	0	0						

Bits 15:0 – DATA[15:0]: Data value to be converted

DATA register contains the 10-bit value that is converted to a voltage by the DAC. The adjustment of these 10 bits within the 16-bit register is controlled by CTRLB.LEFTADJ:

- DATA[9:0] when CTRLB.LEFTADJ is zero.
- DATA[15:6] when CTRLB.LEFTADJ is one.



33.8.9 Data Buffer

Name: DATABUF

Offset: 0xC **Reset:** 0x0000

Property: Write-Protected, Write-Synchronized

Bit	15	14	13	12	12 11 10			8				
	DATABUF[15:8]											
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0 0 0		0	0					
Bit	7	6	5	4	3	2	1	0				
				DATAB	UF[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0				

• Bits 15:0 – DATABUF[15:0]: Data Buffer

DATABUF contains the value to be transferred into DATA. The adjustment of these 10 bits within the 16-bit register is controlled by CTRLB.LEFTADJ:

- DATABUF[9:0] when CTRLB.LEFTADJ is zero.
- DATABUF[15:6] when CTRLB.LEFTADJ is one.



34. PTC - Peripheral Touch Controller

34.1 Overview

The purpose of PTC is to acquire signals to detect touch on capacitive sensors. The external capacitive touch sensor is typically formed on a PCB, and the sensor electrodes are connected to the analog front end of the PTC through the I/O pins in the device. The PTC supports both self- and mutual-capacitance sensors.

In mutual-capacitance mode, sensing is done using capacitive touch matrices in various X-Y configurations, including indium tin oxide (ITO) sensor grids. The PTC requires one pin per X-line and one pin per Y-line.

In self-capacitance mode, the PTC requires only one pin (Y-line) for each touch sensor.

34.2 Features

- Low-power, high-sensitivity, environmentally robust capacitive touch buttons, sliders, wheels and proximity sensing
- Supports mutual capacitance and self-capacitance sensing
 - 6/10/16 buttons in self-capacitance mode, for 32-/48-/64- pins respectively
 - 60/120/256 buttons in mutual-capacitance mode, for 32-/48-/64- pins respectively
 - Mix-and-match mutual-and self-capacitance sensors
- One pin per electrode no external components
- Load compensating charge sensing
 - Parasitic capacitance compensation and adjustable gain for superior sensitivity
- Zero drift over the temperature and V_{DD} range
 - Auto calibration and re-calibration of sensors
- Single-shot and free-running charge measurement
- Hardware noise filtering and noise signal de-synchronization for high conducted immunity
- Selectable channel change delay
 - Allows choosing the settling time on a new channel, as required
- Acquisition-start triggered by command or interrupt event
- Low CPU utilization through interrupt on acquisition-complete
 - 5% CPU utilization scanning 10 channels at 50ms scan rate
- Supported by the Atmel[®] QTouch[®] Composer development tool, which comprises QTouch Library project builder and QTouch analyzer



34.3 Block Diagram

Figure 34-1. PTC Block Diagram Mutual-capacitance





Figure 34-2. PTC Block Diagram Self-capacitance





34.4 Signal Description

Name	Туре	Description
X[n:0]	Digital	X-line (Output)
Y[m:0]	Analog	Y-line (Input/Output)

Note: 1. The number of X and Y lines are device dependent. Refer to "Configuration Summary" on page 3 for details. Refer to "I/O Multiplexing and Considerations" on page 11 for details on the pin mapping for this peripheral. One signal can be mapped on several pins.

34.5 Product Dependencies

In order to use this Peripheral, configure the other components of the system as described in the following sections.


34.5.1 I/O Lines

The I/O lines used for analog X-lines and Y-lines must be connected to external capacitive touch sensor electrodes. External components are not required for normal operation. However, to improve the EMC performance, a series resistor of 1 K Ω can be used on X-lines and Y-lines.

Mutual-capacitance Sensor Arrangement

A mutual-capacitance sensor is formed between two I/O lines - an X electrode for transmitting and Y electrode for receiving. The mutual capacitance between the X and Y electrode is measured by the Peripheral Touch Controller.

Figure 34-3. Mutual Capacitance Sensor Arrangement






Self-capacitance Sensor Arrangement

The self-capacitance sensor is connected to a single pin on the Peripheral Touch Controller through the Y electrode for receiving the signal. The sense electrode capacitance is measured by the Peripheral Touch Controller.

Figure 34-4. Self-capacitance Sensor Arrangement



For more information about designing the touch sensor, refer to Buttons, Sliders and Wheels Touch Sensor Design Guide on http://www.atmel.com.

34.5.2 Clocks

The PTC is clocked by the GCLK_PTC clock. The PTC operates from an asynchronous clock source and the operation is independent of the main system clock and its derivative clocks, such as the peripheral bus clock (CLK_APB). A number of clock sources can be selected as the source for the asynchronous GCLK_PTC. The clock source is selected by configuring the Generic Clock Selection ID in the Generic Clock Control register. For more information about selecting the clock sources, refer to "GCLK – Generic Clock Controller" on page 80.

The selected clock must be enabled in the Power Manager, before it can be used by the PTC. By default these clocks are disabled. The frequency range of GCLK_PTC is 400kHz to 4MHz.

For more details, refer to "PM – Power Manager" on page 102.




34.6 Functional Description

In order to access the PTC, the user must use the QTouch Composer tool to configure and link the QTouch Library firmware with the application code. QTouch Library can be used to implement buttons, sliders, wheels and proximity sensor in a variety of combinations on a single interface.

For more information about QTouch library, refer to the Atmel QTouch Library Peripheral Touch Controller User Guide.

Figure 34-5. QTouch Library Usage





35. Electrical Characteristics

35.1 Disclaimer

All typical values are measured at T = 25°C unless otherwise specified. All minimum and maximum values are valid across operating temperature and voltage unless otherwise specified.

35.2 Absolute Maximum Ratings

Stresses beyond those listed in Table 35-1 may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 35-1. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Units
V _{DD}	Power supply voltage	0	3.63	V
I _{VDD}	Current into a V _{DD} pin	-	92 ⁽¹⁾	mA
I _{GND}	Current out of a GND pin	-	130 ⁽¹⁾	mA
V _{PIN}	Pin voltage with respect to GND and V _{DD}	GND-0.3V	V _{DD} +0.3V	V
T _{storage}	Storage temp	-60	150	°C

Note: 1. Maximum source current is 46mA and maximum sink current is 65mA per cluster. A cluster is a group of GPIOs as shown in the table below. Also note that each V_{DD}/GND pair is connected to 2 clusters so current consumption through the pair will be a sum of the clusters source/sink currents.

PACKAGE	CLUSTER								GP	10								SUPPLIES PINS CONNECTED TO THE CLUSTER
	1	PB31	PB30	PA31	PA30													VDDIN pin57/GND pin54
	2	PA28	PA27	PB23	PB22													VDDIN pin57/GND pin54 and VDDIO pin 48/GND pin47
	3	PA25	PA24	PA23	PA22	PA21	PA20	PB17	PB16	PA19	PA18	PA17	PA16					VDDIO pin 48/GND pin47 and VDDIO pin34/GND pin33
64pins	4	PA15	PA14	PA13	PA12	PB15	PB14	PB13	PB12	PB11	PB10							VDDIO pin 34/GND pin33 and VDDIO pin21/GND pin22
	5	PA11	PA10	PA09	PA08													VDDIO pin21/GND pin22
	6	PA07	PA06	PA05	PA04	PB09	PB08	PB07	PB06									VDDANA pin 8/GNDANA pin7
	7	PB05	PB04	PA03	PA02	PA01	PA00	PB03	PB02	PB01	PB00							VDDANA pin 8/GNDANA pin7
	1	PA31	PA30															VDDIN pin44/GND pin42
	2	PA28	PA27	PB23	PB22													VDDIN pin44/GND pin42 and VDDIO pin36/GND pin35
48pins	3	PA25	PA24	PA23	PA22	PA21	PA20	PA19	PA18	PA17	PA16	PA15	PA14	PA13	PA12	PB11	PB10	VDDIO pin36/GND pin35 and VDDIO pin17/GND pin18
	4	PA11	PA10	PA09	PA08													VDDIO pin17/GND pin18
	5	PA07	PA06	PA05	PA04	PB09	PB08											VDDANA pin6/GNDANA pin5
	6	PA03	PA02	PA01	PA00	PB03	PB02											VDDANA pin6/GNDANA pin5



PACKAGE	CLUSTER		GPIO									SUPPLIES PINS CONNECTED TO THE CLUSTER						
	1	PA31	PA30															VDDIN pin30/GND pin 28
32pins	2	PA28	PA27	PA25	PA24	PA23	PA22	PA19	PA18	PA17	PA16	PA15	PA14	PA11	PA10	PA09	PA08	VDDIN pin30/GND pin 28 and VDDANA pin9/GND pin10
_	3	PA07	PA06	PA05	PA04	PA03	PA02	PA01	PA00									VDDANA pin9/GND pin10

35.3 General Operating Ratings

The device must operate within the ratings listed in Table 35-2 in order for all other electrical characteristics and typical characteristics of the device to be valid.

Table 35-2. General operating conditions

Symbol	Parameter	Min.	Тур.	Max.	Units
V_{DD}	Power supply voltage	1.62 ⁽¹⁾	3.3	3.63	V
V _{DDANA}	Analog supply voltage	1.62 ⁽¹⁾	3.3	3.63	V
T _A	Temperature range	-40	25	85	°C
T _J	Junction temperature	-	-	100	°C

Notes: 1. With BOD33 disabled. If the BOD33 is enabled, check Table 35-13 (Note 2)



35.4 Supply Characteristics

The following characteristics are applicable to the operating temperature range: $T_A = -40$ °C to 85°C, unless otherwise specified and are valid for a junction temperature up to $T_J = 100$ °C. Refer to "Power Supply and Start-Up Considerations" on page 15.

Table 35-3. Supply Characteristics

		Voltage		
Symbol	Conditions	Min.	Max.	Units
$V_{DDIO} \ V_{DDIN} \ V_{DDANA}$	Full Voltage Range	1.62	3.63	V

Table 35-4. Supply Rise Rates

		Rise Rate	
Symbol	Parameter	Max.	Units
V _{DDIO} V _{DDIN} V _{DDANA}	DC supply peripheral I/Os, internal regulator and analog supply voltage	0.1	V/µs



35.5 Maximum Clock Frequencies

Table 35-5. Maximum Clock Frequencies

Symbol	Parameter	Description	Max.	Units
f _{CPU}	CPU clock frequency			
f _{AHB}	AHB clock frequency			
f _{APBA}	APBA clock frequency			
f _{APBB}	APBB clock frequency			
f _{APBC}	APBC clock frequency			
f _{GCLK0}	GCLK0 clock frequency	DFLL48M Reference		
f _{GCLK1}	GCLK1 clock frequency	FDPLL96M Reference		
f _{GCLK2}	GCLK2 clock frequency	FDPLL96M 32k Reference		
f _{GCLK3}	GCLK3 clock frequency	WDT	48	MHz
f _{GCLK4}	GCLK4 clock frequency	RTC		
f _{GCLK5}	GCLK5 clock frequency	EIC		
f _{GCLK6}	GCLK6 clock frequency	USB		
f _{GCLK7}	GCLK7 clock frequency	EVSYS_CHANNEL_0		
f _{GCLK8}	GCLK8 clock frequency	EVSYS_CHANNEL_1		
f _{GCLK9}	GCLK9 clock frequency	EVSYS_CHANNEL_2		
f _{GCLK10}	GCLK10 clock frequency	EVSYS_CHANNEL_3		
f _{GCLK11}	GCLK11 clock frequency	EVSYS_CHANNEL_4		
f _{GCLK12}	GCLK12 clock frequency	EVSYS_CHANNEL_5		



Table 35-5. Maximum Clock Frequencies (Continued)

Symbol	Parameter	Description	Max.	Units
f _{GCLK13}	GCLK13 clock frequency	EVSYS_CHANNEL_6		
f _{GCLK14}	GCLK14 clock frequency	EVSYS_CHANNEL_7		
f _{GCLK15}	GCLK15 clock frequency	EVSYS_CHANNEL_8		
f _{GCLK16}	GCLK16 clock frequency	EVSYS_CHANNEL_9		
f _{GCLK17}	GCLK17 clock frequency	EVSYS_CHANNEL_10		
f _{GCLK18}	GCLK18 clock frequency	EVSYS_CHANNEL_11		
f _{GCLK19}	GCLK19 clock frequency	SERCOMx_SLOW		
f _{GCLK20}	GCLK20 clock frequency	SERCOM0_CORE		
f _{GCLK21}	GCLK21 clock frequency	SERCOM1_CORE		
f _{GCLK22}	GCLK22 clock frequency	SERCOM2_CORE		
f _{GCLK23}	GCLK23 clock frequency	SERCOM3_CORE		
f _{GCLK24}	GCLK24 clock frequency	SERCOM4_CORE	48	MHz
f _{GCLK25}	GCLK25 clock frequency	SERCOM5_CORE	40	IVII IZ
f _{GCLK26}	GCLK26 clock frequency	TCC0,TCC1		
f _{GCLK27}	GCLK27 clock frequency	TCC2,TC3		
f _{GCLK28}	GCLK28 clock frequency	TC4,TC5		
f _{GCLK29}	GCLK29 clock frequency	TC6,TC7		
f _{GCLK30}	GCLK30 clock frequency	ADC		
f _{GCLK31}	GCLK31 clock frequency	AC_DIG		
f _{GCLK32}	GCLK32 clock frequency	AC_ANA		
f _{GCLK33}	GCLK33 clock frequency	DAC		
f _{GCLK34}	GCLK34 clock frequency	PTC		
f _{GCLK35}	GCLK35 clock frequency	12S_0		
f _{GCLK36}	GCLK36 clock frequency	I2S_1		



35.6 Power Consumption

The values in Table 35-6 are measured values of power consumption under the following conditions, except where noted:

- Operating conditions
 - $V_{VDDIN} = 3.3V$
- Wake up time from sleep mode is measured from the edge of the wakeup signal to the execution of the first instruction fetched in flash.
- Oscillators
 - XOSC (crystal oscillator) stopped
 - XOSC32K (32kHz crystal oscillator) running with external 32kHz crystal
 - DFLL48M using XOSC32K as reference and running at 48MHz
- Clocks
 - DFLL48M used as main clock source
 - CPU, AHB clocks undivided
 - APBA clock divided by 4
 - APBB and APBC bridges off
- The following AHB module clocks are running: NVMCTRL, APBA bridge
 - All other AHB clocks stopped
- The following peripheral clocks running: PM, SYSCTRL, RTC
 - All other peripheral clocks stopped
- I/Os are inactive with internal pull-up
- CPU is running on flash with 1 wait states
- Low power cache enabled
- BOD33 disabled



Table 35-6. Current Consumption


Mode	Conditions	T _A	Min.	Тур.	Max.	Units
	CDLL rupping a While/4) also side as	25°C	3.11	3.37	3.64	
	CPU running a While(1) algorithm	85°C	3.24	3.48	3.76	^
	CPU running a While(1) algorithm V _{DDIN} =1.8V,	25°C	3.10	3.36	3.64	mA mA
	CPU is running on Flash with 3 wait states	85°C	3.24	3.48	3.75	
	CPU running a While(1) algorithm, CPU is running on Flash with 3 wait states with	25°C	60*freq + 74	60*freq + 136	62*freq + 196	μΑ (with freq
	GCLKIN as reference	85°C	62*freq + 154	62*freq + 228	62*freq + 302	in MHz)
	CPU running a Fibonacci algorithm	25°C	4.12	4.53	4.92	
	CFO fullling a Fibonacci algorithm	85°C	4.27	4.63	4.98	
	CPU running a Fibonacci algorithm	25°C	4.12	4.53	4.92	mA
ACTIVE	V _{DDIN} =1.8V, CPU is running on flash with 3 wait states	85°C	4.27	4.63	4.98	
	CPU running a Fibonacci algorithm, CPU is	25°C	86*freq + 76	88*freq + 136	88*freq + 196	μΑ (with freq in MHz)
	running on Flash with 3 wait states with GCLKIN as reference	85°C	88*freq + 156	88*freq + 230	88*freq + 302	
	CDI I manifes a ConsMark alequithes	25°C	5.78	6.32	6.80	
	CPU running a CoreMark algorithm	85°C	5.93	6.47	7.00	mA
	CPU running a CoreMark algorithm	25°C	5.17	5.60	5.96	
	V _{DDIN} =1.8V, CPU is running on flash with 3 wait states	85°C	5.35	5.73	6.10	
	CPU running a CoreMark algorithm, CPU is	25°C	106*freq + 78	106*freq + 136	108*freq + 196	µA
	running on Flash with 3 wait states with GCLKIN as reference	85°C	106*freq + 154	108*freq + 232	108*freq + 310	(with freq in MHz)
IDLE0	Default operating conditions	25°C	1.89	2.04	2.20	
IDEEO	Default operating conditions	85°C	1.98	2.14	2.33	
IDLE1	Default operating conditions	25°C	1.34	1.46	1.58	mA
IDLET	25.dail operating conditions	85°C	1.41	1.55	1.71	ША
IDLE2	Default operating conditions	25°C	1.07	1.17	1.28	
IDLLZ		85°C	1.13	1.27	1.40	
	XOSC32K running	25°C	-	4.06	12.8	
STANDBY	RTC running at 1kHz	85°C	-	55.2	190.6	μA
CIANDDI	XOSC32K and RTC stopped	25°C	-	2.70	12.2	
	7.000021x and 1x10 stopped	85°C	-	53.3	197.3	



Table 35-7. Wake-up Time

Mode	Conditions	T _A	Min.	Тур.	Max.	Units
IDLE0	OSC8M used as main clock source, low	25°C	-	4.0	-	
IDLEO	power cache disabled		-	4.0	-	
IDLE1	OSC8M used as main clock source, low power cache disabled	25°C	-	12.1	-	
		85°C	-	13.6	-	110
IDLE2	OSC8M used as main clock source, low power cache disabled	25°C	-	13.0	-	μs
IDLEZ		85°C	-	14.5	-	
STANDBY	OSC8M used as main clock source, low	25°C	-	19.6	-	
STANDBY	power cache disabled	85°C	-	19.7	-	

Figure 35-1. Measurement Schematic





35.7 I/O Pin Characteristics

35.7.1 Normal I/O Pins

Table 35-8. Normal I/O Pins Characteristics (1)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
R _{PULL}	Pull-up - Pull-down resistance		20	40	60	kΩ	
W	Input low-level voltage	V _{DD} =1.62V-2.7V	-	-	0.25*V _{DD}		
V_{IL}	input low-level voltage	V _{DD} =2.7V-3.63V	-	-	0.3*V _{DD}		
W	Input high-level voltage	V _{DD} =1.62V-2.7V	0.7*V _{DD}	-	-	V	
V _{IH}	input nign-iever voitage	V _{DD} =2.7V-3.63V	0.55*V _{DD}	-	-	- V	
V _{OL}	Output low-level voltage	V _{DD} >1.6V, I _{OL} max	-	0.1*V _{DD}	0.2*V _{DD}		
V _{OH}	Output high-level voltage	V _{DD} >1.6V, I _{OH} max	0.8*V _{DD}	0.9*V _{DD}	-		
		V _{DD} =1.62V-3V, PORT.PINCFG.DRVSTR=0	-	-	3		
		V _{DD} =3V-3.63V, PORT.PINCFG.DRVSTR=0	-	-	10		
l _{OL}	Output low-level current	V _{DD} =1.62V-3V, PORT.PINCFG.DRVSTR=1	-	-	1		
		V _{DD} =3V-3.63V, PORT.PINCFG.DRVSTR=1	-	-	2.5	mA	
		V _{DD} =1.62V-3V, PORT.PINCFG.DRVSTR=0	-	-	2	IIIA	
	Output high-level current	V _{DD} =3V-3.63V, PORT.PINCFG.DRVSTR=0	-	-	7		
I _{OH}	Output nign-iever current	V _{DD} =1.62V-3V, PORT.PINCFG.DRVSTR=1	-	-	0.70		
		V _{DD} =3V-3.63V, PORT.PINCFG.DRVSTR=1	-	-	2		
t _{RISE}	Rise time ⁽²⁾	load = 20nE V/dd = 2 2V/	-	-	15	nS	
t _{FALL}	Fall time ⁽²⁾	load = 20pF, Vdd = 3.3V	-	-	15	115	
I _{LEAK}	Input leakage current	Pull-up resistors disabled	-1	+/-0.015	1	μΑ	

Notes: 1. Values given at 25°C temperature conditions

2. These values are based on simulation. These values are not covered by test limits in production or characterization.



35.7.2 I²C Pins

Refer to "I/O Multiplexing and Considerations" on page 11 to get the list of I²C pins.

Table 35-9. I²C Pins Characteristics in I²C configuration

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
R _{PULL}	Pull-up - Pull-down resistance		20	40	60	kΩ	
V	Input law lavel veltage	V _{DD} =1.62V-2.7V	-	-	0.25*V _{DD}		
V _{IL}	Input low-level voltage	V _{DD} =2.7V-3.63V	-	-	0.3*V _{DD}		
V	Input high-level voltage	V _{DD} =1.62V-2.7V	0.7*V _{DD}	-	-		
V _{IH}	input nign-level voltage	V _{DD} =2.7V-3.63V	0.55*V _{DD}	-	-		
V _{HYS}	Hysteresis of Schmitt trigger inputs		0.08*V _{DD}	-	-	- V	
V	Output low lovel voltage	V _{DD} > 2.0V I _{OL} =3mA	-	-	0.4		
V _{OL}	Output low-level voltage	V _{DD} ≤2.0V I _{OL} =2mA	-	-	0.2*V _{DD}		
		V _{OL} =0.4V Standard, Fast and HS Modes	3			mA	
I _{OL}	Output low-level current	V _{OL} =0.4V Fast Mode +	20	-	-		
		V _{OL} =0.6V	6	-	-		
f _{SCL}	SCL clock frequency		-	-	3.4	MHz	

I²C pins timing characteristics can be found in "SERCOM in I2C Mode Timing" on page 937.

35.7.3 XOSC Pin

XOSC pins behave as normal pins when used as normal I/Os. Refer to table "Normal I/O Pins Characteristics".

35.7.4 XOSC32 Pin

XOSC32 pins behave as normal pins when used as normal I/Os. Refer to table "Normal I/O Pins Characteristics".

35.7.5 External Reset Pin

Reset pin has the same electrical characteristics as normal I/O pins. Refer to table "Normal I/O Pins Characteristics".



35.8 Analog Characteristics

35.8.1 Voltage Regulator Characteristics

Table 35-10. Voltage Regulator Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{DDCORE}	DC calibrated output voltage	Voltage regulator normal mode	1.1	1.23	1.30	V

Note: Supplying any external components using V_{DDCORE} pin is not allowed to assure the integrity of the core supply voltage.

Table 35-11. Decoupling requirements

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
C _{IN}	Input regulator capacitor, between V _{DDIN} and GND		-	1	-	μF
C _{OUT} ⁽¹⁾	Output regulator capacitor, between V _{DDCORE} and GND	I _{VDDANA} =10mA	-	1	-	μF

Note: 1. C_{OUT} closer to 1 μ F for I_{VDDANA} >= 10mA, C_{OUT} closer to 0.1 μ F for lower I_{VDDIO} .


35.8.2 Power-On Reset (POR) Characteristics

Table 35-12. POR Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{POT+}	Voltage threshold on V _{DDIN} rising	V _{DD} falls at 1V/ms or slower	1.27	1.45	1.58	V
V _{POT-}	Voltage threshold on V _{DDIN} falling		0.72	0.99	1.32	V



Figure 35-2. POR Operating Principle



35.8.3 Brown-Out Detectors Characteristics

35.8.3.1 BOD33

Table 35-13. BOD33 LEVEL Value

BOD33.LEVEL	Conditions	Min.	Тур.	Max.	Units
6		-	1.715	1.745	
7	Ulveteresia er	-	1.750	1.779	
39	Hysteresis on	-	2.84	2.92	
48		-	3.2	3.3	V
6		1.62	1.64	1.67	V
7	Liveteresia off	1.64	1.675	1.71	
39	Hysteresis off	2.72	2.77	2.81	
48		3.0	3.07	3.2	

Note: See chapter Memories table "NVM User Row Mapping" on page 20 for the BOD33 default value settings.



Table 35-14. BOD33 Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
	Step size, between adjacent values in BOD33.LEVEL		-	34	-	mV	
V _{HYST}	Hysteresis		35	-	170	mV	
t _{DET}	Detection time	Time with V _{DDANA} < V _{TH} necessary to generate a reset signal	-	0.9 ⁽¹⁾	-	μs	
1	Current	Continuous mode	2.9	33	52.2	110	
I _{BOD33}	consumption	Sampling mode	-	23	75.5	μA	
t _{STARTUP}	Startup time		-	2.2 ⁽¹⁾	-	μs	

Note: 1. These values are based on simulation. These values are not covered by test limits in production or characterization.

35.8.4 Analog-to-Digital (ADC) characteristics

Table 35-15. Operating Conditions

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
RES	Resolution		8	-	12	bits
f _{CLK_ADC}	ADC Clock frequency		30	-	2100	kHz
	Sample rate ⁽¹⁾	Single shot	5	-	323	ksps
	Sample rate	Free running	5	-	350	ksps
	Sampling time ⁽¹⁾		0.5	-	-	cycles
	Conversion time ⁽¹⁾	1x Gain	-	6	-	cycles
V_{REF}	Voltage reference range		1.0	-	V _{DDANA} -0.6	V
V _{REFINT1V}	Internal 1V reference (2)		-	1.0	-	V
V _{REFINTVCC0}	Internal ratiometric reference 0 ⁽²⁾		-	V _{DDANA} /1.48	-	V
V _{REFINTVCC1}	Internal ratiometric reference 1 ⁽²⁾	V _{DDANA} >2.0V	-	V _{DDANA} /2	-	V
	Conversion range ⁽¹⁾	Differential mode	-V _{REF} /GAIN	-	+V _{REF} /GAIN	V
	Conversion range	Single-ended mode	0.0	-	+V _{REF} /GAIN	V
C _{SAMPLE}	Sampling capacitance ⁽²⁾		-	3.5	-	pF
R _{SAMPLE}	Input channel source resistance ⁽²⁾		-	2.8	2.8	kΩ
I _{DD}	DC supply current ⁽¹⁾	$f_{CLK_ADC} = 2.1MHz^{(3)}$	-	1.25	-	mA

Notes: 1. These values are based on characterization. These values are not covered by test limits in production.



- 2. These values are based on simulation. These values are not covered by test limits in production or characterization.
- 3. In this condition and for a sample rate of 350ksps, 1 Conversion at gain 1x takes 6 clock cycles of the ADC clock.

Table 35-16. Differential Mode

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
ENOB	Effective Number Of Bits	With gain compensation	-	10.5	11.1	bits
TUE	Total Unadjusted Error	1x Gain	1.5	4.3	15.0	LSB
INL	Integral Non Linearity	1x Gain	1.0	1.3	4.5	LSB
DNL	Differential Non Linearity	1x Gain	+/-0.3	+/-0.5	+/-0.95	LSB
		Ext. Ref 1x	-10.0	2.5	+10.0	mV
	Gain Error	V _{REF} =V _{DDANA} /1.48	-15.0	-1.5	+10.0	mV
		Bandgap	-20.0	-5.0	+20.0	mV
	Gain Accuracy	Ext. Ref. 0.5x	+/-0.1	+/-0.2	+/-0.45	%
	Gain Accuracy	Ext. Ref. 2x to 16x	+/-0.05	+/-0.1	+/-0.11	%
		Ext. Ref. 1x	-5.0	-1.5	+5.0	mV
	Offset Error	V _{REF} =V _{DDANA} /1.48	-5.0	0.5	+5.0	mV
		Bandgap	-5.0	3.0	+5.0	mV
SFDR	Spurious Free Dynamic Range	1x Gain	62.7	70.0	75.0	dB
SINAD	Signal-to-Noise and Distortion	F _{CLK_ADC} = 2.1MHz	54.1	65.0	68.5	dB
SNR	Signal-to-Noise Ratio	F _{IN} = 40kHz	54.5	65.5	68.6	dB
THD	Total Harmonic Distortion	A _{IN} = 95%FSR	-77.0	-64.0	-63.0	dB
	Noise RMS	T=25°C	0.6	1.0	1.6	mV

- Notes: 1. Maximum numbers are based on characterization and not tested in production, and valid for 5% to 95% of the input voltage range.
 - 2. Dynamic parameter numbers are based on characterization and not tested in production.
 - 3. Respect the input common mode voltage through the equation: $0.2^* V_{DDANA} - 0.1 V < V_{CM_IN} < 0.95^* V_{DDANA} + V_{REF}/4 - 0.75 V \\ (where V_{CM_IN} is the Input channel common mode voltage)$
 - 4. The ADC channels on pins PA08, PA09, PA10, PA11 are powered from the VDDIO power supply. The ADC performance of these pins will not be the same as all the other ADC channels on pins powered from the VDDANA power supply.



Table 35-17. Single-Ended Mode

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
ENOB	Effective Number of Bits	With gain compensation	-	9.5	9.8	Bits
TUE	Total Unadjusted Error	1x gain	-	10.5	14.0	LSB
INL	Integral Non-Linearity	1x gain	1.0	1.6	3.5	LSB
DNL	Differential Non-Linearity	1x gain	+/-0.5	+/-0.6	+/-0.95	LSB
	Gain Error	Ext. Ref. 1x	-5.0	0.7	+5.0	mV
	ain Accuracy	Ext. Ref. 0.5x	+/-0.2	+/-0.34	+/-0.4	%
	Call Accuracy	Ext. Ref. 2x to 16X	+/-0.01	+/-0.1	+/-0.2	%
	Offset Error	Ext. Ref. 1x	-5.0	1.5	+5.0	mV
SFDR	Spurious Free Dynamic Range	1x Gain	63.1	65.0	67.0	dB
SINAD	Signal-to-Noise and Distortion	F _{CLK_ADC} = 2.1MHz	47.5	59.5	61.0	dB
SNR	Signal-to-Noise Ratio	F _{IN} = 40kHz	48.0	60.0	64.0	dB
THD	Total Harmonic Distortion	A _{IN} = 95%FSR	-65.4	-63.0	-62.1	dB
	Noise RMS	T = 25°C	-	1.0	-	mV

Notes: 1. Maximum numbers are based on characterization and not tested in production, and for 5% to 95% of the input voltage range.

- 2. Respect the input common mode voltage through the equation: $V_{REF}/4 0.3^*V_{DDANA} 0.1V < V_{CM_IN} < 0.7^*V_{DDANA} + V_{REF}/4 0.75V \\ \text{(where V_{CM_IN} is the Input channel common mode voltage)}$
- 3. The ADC channels on pins PA08, PA09, PA10, PA11 are powered from the VDDIO power supply. The ADC performance of these pins will not be the same as all the other ADC channels on pins powered from the VDDANA power supply.

35.8.4.1 Performance with the Averaging Digital Feature

Averaging is a feature which increases the sample accuracy. ADC automatically computes an average value of multiple consecutive conversions. The numbers of samples to be averaged is specified by the Number-of-Samples-to-be-collected bit group in the Average Control register (AVGCTRL.SAMPLENUM[3:0]) and the averaged output is available in the Result register (RESULT).

Table 35-18. Averaging feature

Average Number	Conditions	SNR (dB)	SINAD (dB)	SFDR (dB)	ENOB (bits)
1		66.0	65.0	72.8	9.75
8	In differential mode, 1x gain,	67.6	65.8	75.1	10.62
32	V_{DDANA} =3.0V, V_{REF} =1.0V, 350kSps	69.7	67.1	75.3	10.85
128		70.4	67.5	75.5	10.91



35.8.4.2 Performance with the hardware offset and gain correction

Inherent gain and offset errors affect the absolute accuracy of the ADC. The offset error cancellation is handled by the Offset Correction register (OFFSETCORR) and the gain error cancellation, by the Gain Correction register (GAINCORR). The offset and gain correction value is subtracted from the converted data before writing the Result register (RESULT).


Table 35-19. Offset and Gain correction feature

Gain Factor	Conditions	Offset Error (mV)	Gain Error (mV)	Total Unadjusted Error (LSB)
0.5x		0.25	1.0	2.4
1x		0.20	0.10	1.5
2x	In differential mode, 1x gain, V _{DDANA} =3.0V, V _{REF} =1.0V, 350kSps	0.15	-0.15	2.7
8x	DDANA COL, REF	-0.05	0.05	3.2
16x		0.10	-0.05	6.1

35.8.4.3 Inputs and Sample and Hold Acquisition Times

The analog voltage source must be able to charge the sample and hold (S/H) capacitor in the ADC in order to achieve maximum accuracy. Seen externally the ADC input consists of a resistor (R_{SAMPLE}) and a capacitor (C_{SAMPLE}). In addition, the source resistance (R_{SOURCE}) must be taken into account when calculating the required sample and hold time. Figure 35-3 shows the ADC input channel equivalent circuit.

Figure 35-3. ADC Input



To achieve n bits of accuracy, the C_{SAMPLE} capacitor must be charged at least to a voltage of $V_{CSAMPLE} \ge V_{IN} \times (1-2^{-(n+1)})$

The minimum sampling time $t_{SAMPLEHOLD}$ for a given R_{SOURCE} can be found using this formula: $t_{SAMPLEHOLD} \ge (R_{SAMPLE} + R_{SOURCE}) \times (C_{SAMPLE}) \times (n+1) \times \ln(2)$



for a 12 bits accuracy: $t_{SAMPLEHOLD} \ge (R_{SAMPLE} + R_{SOURCE}) \times (C_{SAMPLE}) \times 9.02$

where

$$t_{SAMPLEHOLD} = \frac{1}{2 \times f_{ADC}}$$

35.8.5 Digital to Analog Converter (DAC) Characteristics

Table 35-20. Operating Conditions⁽¹⁾

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V_{DDANA}	Analog supply voltage		1.62	-	3.63	V
AV _{REF}	External reference voltage		1.0	-	V _{DDANA} -0.6	V
	Internal reference voltage 1		-	1	-	V
	Internal reference voltage 2		-	$V_{\rm DDANA}$	-	V
	Linear output voltage range		0.05	-	V _{DDANA} -0.05	V
	Minimum resistive load		5	-	-	kΩ
	Maximum capacitance load		-	-	100	pF
i _{DD}	DC supply current ⁽²⁾	Voltage pump disabled	-	160	-	μA

Notes:

- 1. These values are based on specifications otherwise noted.
- 2. These values are based on characterization. These values are not covered by test limits in production.

Table 35-21. Clock and Timing⁽¹⁾

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
	Conversion rate	C _{load} =100pF	Normal mode	-	-	350	kono
		$R_{load} > 5k\Omega$	For ∆ _{DATA} =+/-1	-	-	1000	ksps
	Otantus tiese			-	-	2.85	μs
	Startup time	V _{DDNA} < 2.6V		-	-	10	μs

Note: 1. These values are based on simulation. These values are not covered by test limits in production or characterization.



Table 35-22. Accuracy Characteristics⁽¹⁾

Symbol	Parameter	Condit	tions	Min.	Тур.	Max.	Units
RES	Input resolution			-	-	10	Bits
		V _{REF} = Ext 1.0V	V _{DD} = 1.6V	0.75	1.1	2.5	
		V _{REF} - LXt 1.0V	V _{DD} = 3.6V	0.6	1.2	1.5	
INL Integr	Integral pen linearity	., .,	V _{DD} = 1.6V	1.4	2.2	2.5	LCD
	Integral non-linearity	$V_{REF} = V_{DDANA}$	V _{DD} = 3.6V	0.9	1.4	1.5	LSB
		V _{REF} = INT1V	V _{DD} = 1.6V	0.75	1.3	1.5	
			V _{DD} = 3.6V	0.8	1.2	1.5	
		V _{REF} = Ext 1.0V	V _{DD} = 1.6V	+/-0.9	+/-1.2	+/-1.5	LSB
			V _{DD} = 3.6V	+/-0.9	+/-1.1	+/-1.2	
DNL	Differential pen linearity	., .,	V _{DD} = 1.6V	+/-1.1	+/-1.5	+/-1.7	
DINL	Differential non-linearity	V _{REF} = V _{DDANA}	V _{DD} = 3.6V	+/-1.0	+/-1.1	+/-1.2	
		\/ - INIT4\/	V _{DD} = 1.6V	+/-1.1	+/-1.4	+/-1.5	
		V _{REF} = INT1V	V _{DD} = 3.6V	+/-1.0	+/-1.5	+/-1.6	
	Gain error	Ext. V _{REF}		+/-1.5	+/-5	+/-10	mV
	Offset error	Ext. V _{REF}		+/-2	+/-3	+/-6	mV

Note: 1. All values measured using a conversion rate of 350ksps.



35.8.6 Analog Comparator Characteristics

Table 35-23. Electrical and Timing

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
1	Positive input voltage range		0	-	$V_{\rm DDANA}$	V	
	Negative input voltage range		0	-	$V_{\rm DDANA}$	V	
	Offset	Hysteresis = 0, Fast mode	-15	0.0	+15	mV	
	Oliset	Hysteresis = 0, Low power mode	-25	0.0	+25	mV	
	Hysteresis	Hysteresis = 1, Fast mode	20	50	80	mV	
	Hysteresis	Hysteresis = 1, Low power mode	15	40	75	mV	
	Propagation delay	Changes for V _{ACM} =V _{DDANA} /2 100mV overdrive, Fast mode	-	60	116	ns	
		Changes for V _{ACM} =V _{DDANA} /2 100mV overdrive, Low power mode	-	225	370	ns	
4	Startup time	Enable to ready delay Fast mode	-	1	2	μs	
t _{STARTUP}	Startup time	Enable to ready delay Low power mode	-	12	19	μs	
	INL ⁽³⁾		-	0.75	-	LSB	
V	DNL ⁽³⁾		-	0.25	-	LSB	
V _{SCALE}	Offset Error (1)(2)		-	0.260	-	LSB	
	Gain Error (1)(2)		-	0.215	-	LSB	

Notes: 1. According to the standard equation $V(X)=V_{LSB}^*(X+1); V_{LSB}=V_{DDANA}/64$

2. Data computed with the Best Fit method

3. Data computed using histogram

35.8.7 Internal 1.1V Bandgap Reference Characteristics

Table 35-24. Bandgap and Internal 1.1V reference characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
INT1V	Internal 1.1V Bandgap reference	After calibration at T= 25°C, over [-40, +85]C	-	1.1	-	V
		After calibration at T= 25°C, over voltage and temperature.	-	1	-	%
	Accuracy	After calibration at T= 25°C, over voltage.	-	1.1	-	V



35.8.8 Temperature Sensor Characteristics

35.8.8.1 Temperature Sensor Characteristics

Table 35-25. Temperature Sensor Characteristics⁽¹⁾⁾

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
	Temperature sensor output voltage	T= 25°C, V _{DDANA} = 3.3V	-	0.667	-	V
1	Temperature sensor slope		2.3	2.4	2.5	mV/°C
	Variation over V _{DDANA} voltage	V _{DDANA} =1.62V to 3.6V	-1.7	1	3.7	mV/V

Notes: 1. These values are based on characterization. These values are not covered by test limits in production.

2. See also rev C errata concerning the temperature sensor.

35.8.8.2 Software-based Refinement of the Actual Temperature

The temperature sensor behavior is linear but it depends on several parameters such as the internal voltage reference which itself depends on the temperature. To take this into account, each device contains a Temperature Log row with data measured and written during the production tests. These calibration values should be read by software to infer the most accurate temperature readings possible.

This Software Temperature Log row can be read at address 0x00806030 (last page of AUX2)

This section specifies the Temperature Log row content and explains how to refine the temperature sensor output using the values in the Temperature Log row.

Temperature Log Row

All values in this row were measured in the following conditions:

- $V_{DDIN} = V_{DDIO} = V_{DDANA} = 3.3V$
- ADC Clock speed = 1MHz
- ADC mode: Free running mode, ADC averaging mode with 4 averaged samples
- ADC voltage reference = 1.0V internal reference (aka INT1V)
- ADC input = temperature sensor



Table 35-26. Temperature Log Row Content

Bit Position	Name	Description
7:0	ROOM_TEMP_VAL_INT	Integer part of room temperature in °C
11:8	ROOM_TEMP_VAL_DEC	Decimal part of room temperature
19:12	HOT_TEMP_VAL_INT	Integer part of hot temperature in °C
23:20	HOT_TEMP_VAL_DEC	Decimal part of hot temperature
31:24	ROOM_INT1V_VAL	2's complement of the internal 1V reference drift at room temperature (versus a 1.0 centered value)
39:32	HOT_INT1V_VAL	2's complement of the internal 1V reference drift at hot temperature (versus a 1.0 centered value)
51:40	ROOM_ADC_VAL	Temperature sensor 12bit ADC conversion at room temperature
63:52	HOT_ADC_VAL	Temperature sensor 12bit ADC conversion at hot temperature

The temperature sensor values are logged during test production flow for Room and Hot insertions:

- ROOM_TEMP_VAL_INT and ROOM_TEMP_VAL_DEC contains the measured temperature at room insertion (e.g. for ROOM_TEMP_VAL_INT=25 and ROOM_TEMP_VAL_DEC=2, the measured temperature at room insertion is 25.2°C).
- HOT_TEMP_VAL_INT and HOT_TEMP_VAL_DEC contains the measured temperature at hot insertion (e.g. for HOT_TEMP_VAL_INT=83 and HOT_TEMP_VAL_DEC=3, the measured temperature at room insertion is 83.3°C).

The temperature log row also contains the corresponding 12bit ADC conversions of both Room and Hot temperatures:

- ROOM_ADC_VAL contains the 12bit ADC value corresponding to (ROOM_TEMP_VAL_INT, ROOM_TEMP_VAL_DEC)
- HOT_ADC_VAL contains the 12bit ADC value corresponding to (HOT_TEMP_VAL_INT, HOT_TEMP_VAL_DEC)

The temperature log row also contains the corresponding 1V internal reference of both Room and Hot temperatures:

- ROOM_INT1V_VAL is the 2's complement of the internal 1V reference value corresponding to (ROOM_TEMP_VAL_INT, ROOM_TEMP_VAL_DEC)
- HOT_INT1V_VAL is the 2's complement of the internal 1V reference value corresponding to (HOT_TEMP_VAL_INT, HOT_TEMP_VAL_DEC)
- ROOM_INT1V_VAL and HOT_INT1V_VAL values are centered around 1V with a 0.001V step. In other words, the range of values [0,127] corresponds to [1V, 0.873V] and the range of values [128,255] corresponds to [1.001V, 1.127V]. In the range of values [0,127], INT1V == 1 (VAL/1000), while in the range [128,255], INT1V = 1 + (VAL/1000).

Using Linear Interpolation

For concise equations, we'll use the following notations:



- (ROOM_TEMP_VAL_INT, ROOM_TEMP_VAL_DEC) is denoted temp_R
- (HOT_TEMP_VAL_INT, HOT_TEMP_VAL_DEC) is denoted temp_H
- ROOM_ADC_VAL is denoted ADC_R, its conversion to Volt is denoted V_{ADCR}
- HOT_ADC_VAL is denoted ADC_H, its conversion to Volt is denoted V_{ADCH}
- ROOM_INT1V_VAL is denoted INT1V_R
- HOT_INT1V_VAL is denoted INT1V_H

Using the (temp_R, ADC_R) and (temp_H, ADC_H) points, using a linear interpolation we have the following equation:

$$\left(\frac{V_{ADC} - V_{ADCR}}{temp - temp_R}\right) = \left(\frac{V_{ADCH} - V_{ADCR}}{temp_H - temp_R}\right)$$

Given a temperature sensor ADC conversion value ADC_m, we can infer a coarse value of the temperature temp_C as:

$$temp_{C} = temp_{R} + \left[\frac{\left\{ \left(ADC_{m} \cdot \frac{1}{(2^{12} - 1)} \right) - \left(ADC_{R} \cdot \frac{INT1V_{R}}{(2^{12} - 1)} \right) \right\} \cdot (temp_{H} - temp_{R})}{\left\{ \left(ADC_{H} \cdot \frac{INT1V_{H}}{(2^{12} - 1)} \right) - \left(ADC_{R} \cdot \frac{INT1V_{R}}{(2^{12} - 1)} \right) \right\}} \right]$$

[Equation 1]

Note 1: in the previous expression, we've added the conversion of the ADC register value to be expressed in V Note 2: this is a coarse value because we assume INT1V=1V for this ADC conversion.

Using the $(temp_R, INT1V_R)$ and $(temp_H, INT1V_H)$ points, using a linear interpolation we have the following equation:



$$\left(\frac{INT1V - INT1V_R}{temp - temp_R}\right) = \left(\frac{INT1V_H - INT1V_R}{temp_H - temp_R}\right)$$

Then using the coarse temperature value, we can infer a closer to reality INT1V value during the ADC conversion as:

$$INT1V_{m} = INT1V_{R} + \left(\frac{(INT1V_{H} - INT1V_{R}) \cdot (temp_{C} - temp_{R})}{(temp_{H} - temp_{R})}\right)$$

Back to [Equation 1], we replace INT1V=1V by INT1V = INT1V_m, we can then deduce a finer temperature value as:

$$temp_{f} = temp_{R} + \left[\frac{\left\{ \left(ADC_{m} \cdot \frac{INT1V_{m}}{(2^{12} - 1)} \right) - \left(ADC_{R} \cdot \frac{INT1V_{R}}{(2^{12} - 1)} \right) \right\} \cdot (temp_{H} - temp_{R})}{\left\{ \left(ADC_{H} \cdot \frac{INT1V_{H}}{(2^{12} - 1)} \right) - \left(ADC_{R} \cdot \frac{INT1V_{R}}{(2^{12} - 1)} \right) \right\}} \right]$$

[Equation 1bis]



35.9 NVM Characteristics

Table 35-27. Maximum Operating Frequency

V _{DD} range	NVM Wait States	Maximum Operating Frequency	Units
	0	14	
1.62V to 2.7V	1	28	
1.020 to 2.70	2	42	N 41 1-
	3	48	MHz
0.7\/ 0.00\/	0	24	
2.7V to 3.63V	1	48	

Note that on this flash technology, a max number of 8 consecutive write is allowed per row. Once this number is reached, a row erase is mandatory.

Table 35-28. Flash Endurance and Data Retention

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Ret _{NVM25k}	Retention after up to 25k	Average ambient 55°C	10	50	-	Years
Ret _{NVM2.5k}	Retention after up to 2.5k	Average ambient 55°C	20	100	-	Years
Ret _{NVM100}	Retention after up to 100	Average ambient 55°C	25	>100	-	Years
Cyc _{NVM}	Cycling Endurance ⁽¹⁾	-40°C < Ta < 85°C	25k	150k	-	Cycles

Note: 1. An endurance cycle is a write and an erase operation.

Table 35-29. Eeprom Emulation⁽¹⁾ Endurance and Data Retention

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Ret _{EEPROM100k}	Retention after up to 100k	Average ambient 55°C	10	50	-	Years
Ret _{EEPROM10k}	Retention after up to 10k	Average ambient 55°C	20	100	-	Years
Cyc _{EEPROM}	Cycling Endurance ⁽²⁾	-40°C < Ta < 85°C	100k	600k	-	Cycles

Notes: 1. The EEPROM emulation is a software emulation described in the App note AT03265.

2. An endurance cycle is a write and an erase operation.

Table 35-30. NVM Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
t _{FPP}	Page programming time	-	-	-	2.5	ms
t _{FRE}	Row erase time	-	-	-	6	ms
t _{FCE}	DSU chip erase time (CHIP_ERASE)	-	-	-	240	ms



35.10 Asynchronous Watchdog Clock Characterization

The source intended for the asynchronous watchdog clock (OSCULP32K) has a variance of +/- 15%. In a typical application with GCLK_WDT = 1kHz or GCLK_WDT = 32kHz, the time period is illustrated in Table 35-31.

Table 35-31. Typical Time-Out Period

			Typical Tim	e-Out Periods		
	C	SCLK_WDT = 1k	Hz	G	CLK_WDT = 32k	Hz
	Min	Тур	Max	Min	Тур	Max
8 clock cycles	6.64ms	7.81ms	8.98ms	0.20ms	0.24ms	0.28ms
16 clock cycles	13.28ms	15.62ms	17.97ms	0.41ms	0.48ms	0.56ms
32 clock cycles	26.56ms	31.25ms	39.94ms	0.83ms	0.97ms	1.12ms
64 clock cycles	53.12ms	62.50ms	71.87ms	1.66ms	1.95ms	2.24ms
128 clock cycles	0.10s	0.12s	0.14s	3.32ms	3.90ms	4.49ms
256 clocks cycles	0.21s	0.25s	0.28s	6.64ms	7.81ms	8.98ms
512 clocks cycles	0.42s	0.50s	0.57s	13.28ms	15.62ms	17.96ms
1024 clock cycles	0.85s	1.00s	1.15s	26.56ms	31.25ms	35.93ms
2048 clock cycles	1.70s	2.00s	2.30s	53.12ms	62.50ms	71.87ms
4096 clock cycles	3.40s	4.00s	4.60s	0.10s	0.12s	0.14s
8192 clock cycles	6.80s	8.00s	9.20s	0.21s	0.25s	0.28s
16384 clock cycles	13.60s	16.00s	18.40s	0.42s	0.50s	0.57s



35.11 Oscillators Characteristics

35.11.1 Crystal Oscillator (XOSC) Characteristics

35.11.1.1 Digital Clock Characteristics

The following table describes the characteristics for the oscillator when a digital clock is applied on XIN.

Table 35-32. Digital Clock Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f _{CPXIN}	XIN clock frequency		-	-	32	MHz
t _{STARTUP}	Startup time					cycles

35.11.1.2 Crystal Oscillator Characteristics

The following table describes the characteristics for the oscillator when a crystal is connected between XIN and XOUT as shown in Figure 35-4. The user must choose a crystal oscillator where the crystal load capacitance C_L is within the range given in the table. The exact value of C_L can be found in the crystal datasheet. The capacitance of the external capacitors (C_{LEXT}) can then be computed as follows:

$$C_{LEXT} = 2(C_L - C_{STRAY} - C_{SHUNT})$$

where C_{STRAY} is the capacitance of the pins and PCB, C_{SHUNT} is the shunt capacitance of the crystal.

Table 35-33. Crystal Oscillator Characteristics


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
f _{OUT}	Crystal oscillator frequency		0.4	-	32	MHz	
		f = 0.455MHz, C _L = 100pF XOSC.GAIN = 0	-	-	35.1K		
	Crystal Equivalent Series Resistance Safety Factor = 3 The AGC doesn't have any noticeable impact on these	f = 2MHz, C _L = 20pF XOSC.GAIN = 0	-	-	4.8K		
ESD		Resistance	f = 4MHz, C _L = 20pF XOSC.GAIN = 1	-	-	2.7K	Ω
LOK		f = 8MHz, C _L = 20pF XOSC.GAIN = 2	-	-	0.34K	7.2	
	measurements.	f = 16MHz, C _L = 20pF XOSC.GAIN = 3	-	-	0.34K		
		f = 32MHz, C _L = 18pF XOSC.GAIN = 4	-	-	0.28K		
C _{XIN}	Parasitic capacitor load		-	5.9	-	pF	
C _{XOUT}	Parasitic capacitor load		_	3.2	-	pF	



Table 35-33. Crystal Oscillator Characteristics (Continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
		f = 2MHz, C _L = 20pF, AGC off	27	65	85	
		f = 2MHz, C _L = 20pF, AGC on	14	52	73	
		f = 4MHz, C _L = 20pF, AGC off	61	117	150	
		f = 4MHz, C _L = 20pF, AGC on	23	74	100	
	Current Consumption	f = 8MHz, C _L = 20pF, AGC off	131	226	296	
	Current Consumption	f = 8MHz, C _L = 20pF, AGC on	56	128	172	μA
		f = 16MHz, C _L = 20pF, AGC off	305	502	687	
		$f = 16MHz$, $C_L = 20pF$, AGC on	116	307	552	
		f = 32MHz, C _L = 18pF, AGC off	1031	1622	2200	
		$f = 32MHz$, $C_L = 18pF$, AGC on	278	615	1200	
		$f = 2MHz$, $C_L = 20pF$, XOSC.GAIN = 0, ESR = 600Ω	-	14K	48K	
		$f = 4MHz$, $C_L = 20pF$, XOSC.GAIN = 1, ESR = 100Ω	-	6800	19.5K	
t _{STARTUP}	Startup time	$f = 8MHz$, $C_L = 20pF$, XOSC.GAIN = 2, ESR = 35Ω	-	5550	13K	cycles
		f = 16MHz, C_L = 20pF, XOSC.GAIN = 3, ESR = 25 Ω	-	6750	14.5K	
		$f = 32MHz$, $C_L = 18pF$, XOSC.GAIN = 4, ESR = 40Ω	-	5.3K	9.6K	

Figure 35-4. Oscillator Connection





35.11.2 External 32kHz Crystal Oscillator (XOSC32K) Characteristics

35.11.2.1 Digital Clock Characteristics

The following table describes the characteristics for the oscillator when a digital clock is applied on XIN32 pin.

Table 35-34. Digital Clock Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f _{CPXIN32}	XIN32 clock frequency		-	32.768	-	kHz
	XIN32 clock duty cycle		-	50	-	%

35.11.2.2 Crystal Oscillator Characteristics

Figure 35-4 and the equation in "Crystal Oscillator Characteristics" on page 925 also applies to the 32kHz oscillator connection. The user must choose a crystal oscillator where the crystal load capacitance C_L is within the range given in the table. The exact value of C_L can be found in the crystal datasheet.

Table 35-35. 32kHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f _{OUT}	Crystal oscillator frequency		-	32768	_	Hz
t _{STARTUP}	Startup time	$ESR_{XTAL} = 39.9 \text{k}\Omega$, $C_L = 12.5 \text{pF}$	-	28K	30K	cycles
C _L	Crystal load capacitance		-	-	12.5	
C _{SHUNT}	Crystal shunt capacitance		-	0.1	-	nE
C _{XIN32}	Parasitic capacitor load	TQFP64/48/32 packages	-	3.1	-	pF
C _{XOUT32}	Parasitic capacitor load		-	3.3	-	
I _{XOSC32K}	Current consumption		-	1.22	2.19	μA
ESR	Crystal equivalent series resistance f=32.768kHz Safety Factor = 3	C _L =12.5pF	-	-	348	kΩ



35.11.3 Digital Frequency Locked Loop (DFLL48M) Characteristics

Table 35-36. DFLL48M Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f _{OUT}	Output frequency	Open loop after calibration at room temperature	47	48	49	MHz
f _{REF}	Reference frequency		-	32.768	-	kHz
	Maximum fine step size ⁽¹⁾	Open loop	-	-	0.15	%
	Maximum coarse step size ⁽¹⁾	Open loop	-	-	2.5	70
I _{DFLL}	Power consumption on V _{DDANA} ⁽¹⁾	Open loop, Coarse calibrated against 48MHz, FINE=512	-	-	-	μA
t _{STARTUP}	Startup time ⁽¹⁾	Open loop after calibration against 48MHz f _{OUT} within 90% of final value	-	6.1	-	
t _{LFINE}	Fine lock time ⁽¹⁾	Quick lock disabled, Chill cycle disabled, CSTEP=3,FSTEP=1, f _{REF} = 32.768kHz	-	700	-	μs

Note: 1. These values are based on simulation. These values are not covered by test limits in production or characterization

35.11.4 32.768kHz Internal oscillator (OSC32K) Characteristics

Table 35-37. 32kHz RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
		Calibrated against a 32.768kHz reference at 25°C, over [-40, +85]C, over [1.62, 3.63]V	28.508	32.768	34.734	
f _{OUT}	Output frequency	Calibrated against a 32.768kHz reference at 25°C, at V _{DD} =3.3V	32.276	32.768	33.260	kHz
		Calibrated against a 32.768kHz reference at 25°C, over [1.62, 3.63]V	31.457	32.768	34.079	
I _{OSC32K}	Current consumption		-	0.67	-	μΑ
t _{STARTUP}	Startup time		-	1	2	cycle
Duty	Duty Cycle		-	50	-	%



35.11.5 Ultra Low Power Internal 32kHz RC Oscillator (OSCULP32K) Characteristics

Table 35-38. Ultra Low Power Internal 32kHz RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
		Calibrated against a 32.768kHz reference at 25°C, over [-40, +85]C, over [1.62, 3.63]V	25.559	32.768	38.011		
f _{OUT}	Output frequency	Calibrated against a 32.768kHz reference at 25°C, at V _{DD} =3.3V	31.293	32.768	34.570	kHz	
		Calibrated against a 32.768kHz reference at 25°C, over [1.62, 3.63]V	31.293	32.768	34.570		
İ _{OSCULP32K}			-	-	125	nA	
t _{STARTUP}	Startup time		-	10	-	cycles	
Duty	Duty Cycle		-	50	-	%	

Notes: 1. These values are based on simulation. These values are not covered by test limits in production or characterization.

2. This oscillator is always on.

35.11.6 8MHz RC Oscillator (OSC8M) Characteristics

Table 35-39. Internal 8MHz RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
		Calibrated against a 8MHz reference at 25°C, over [-40, +85]C, over [1.62, 3.63]V	7.8	8	8.16	
f _{OUT}	Output frequency	calibrated against a 8MHz reference at 25°C, at V _{DD} =3.3V	7.94	8	8.06	MHz
		Calibrated against a 8MHz reference at 25°C, over [1.62, 3.63]V	7.92	8	8.08	
I _{OSC8M}	Current consumption	IDLE2 on OSC32K versus IDLE2 on calibrated OSC8M enabled at 8MHz (FRANGE=1, PRESC=0)		64		μA
t _{STARTUP}	Startup time		-	2.1	3	μs
Duty	Duty cycle		-	50	-	%

35.11.7 Fractional Digital Phase Locked Loop (FDPLL96M) Characteristics

Table 35-40. FDPLL96M Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f _{IN}	Input frequency		32	-	2000	KHz
f _{OUT}	Output frequency		48	-	96	MHz



35.12 PTC Typical Characteristics

Figure 35-5. Power consumption $[\mu A]$.

1 sensor, noise countermeasures disabled, f=48MHz, Vcc=3.3V




Figure 35-6. Power consumption $[\mu A]$.

1 sensor, noise countermeasures Enabled, f=48MHz, Vcc=3.3V






Figure 35-7. Power consumption $[\mu A]$.

10 sensors, noise countermeasures disabled, f=48MHz, Vcc=3.3V




Figure 35-8. Power consumption [μ A].

10 sensors, noise countermeasures Enabled, f=48MHz, Vcc=3.3V






Figure 35-9. Power consumption [μ A].

100 sensors, noise countermeasures disabled, f=48MHz, Vcc=3.3V




Figure 35-10.Power consumption [μA].

100 sensors, noise countermeasures Enabled, f=48MHz, Vcc=3.3V







Figure 35-11.CPU utilization.





35.13 Timing Characteristics

35.13.1 External Reset

Table 35-41. External reset characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units	
t_{EXT}	Minimum reset pulse width		10	-	-	ns	

35.13.2 SERCOM in SPI Mode Timing

Figure 35-12.SPI timing requirements in master mode






Figure 35-13.SPI timing requirements in slave mode






Table 35-42. SPI timing characteristics and requirements⁽¹⁾

Symbol	Parameter	Cor	nditions	Min.	Тур.	Max.	Units
t _{sck}	SCK period	Master	Master		section 25.6.2 Generation	2.3 Clock	
t _{SCKW}	SCK high/low width	Master		-	0.5*t _{SCK}	-	
t _{SCKR}	SCK rise time ⁽²⁾	Master		-	-	-	
t _{SCKF}	SCK fall time ⁽²⁾	Master		-	-	-	
t _{MIS}	MISO setup to SCK	Master		-	29	-	
t _{MIH}	MISO hold after SCK	Master		-	8	-	
t _{MOS}	MOSI setup SCK	Master		-	t _{SCK} /2 - 16	-	
t _{MOH}	MOSI hold after SCK	Master		-	16	-	
t _{ssck}	Slave SCK Period	Slave		1*t _{CLK_APB}	-	-	
t _{SSCKW}	SCK high/low width	Slave		0.5*t _{SSCK}	-	-	
t _{SSCKR}	SCK rise time ⁽²⁾	Slave		-	-	-	ns
t _{SSCKF}	SCK fall time ⁽²⁾	Slave		-	-	-	
t _{SIS}	MOSI setup to SCK	Slave		t _{SSCK} /2 - 19	-	-	
t _{SIH}	MOSI hold after SCK	Slave		t _{SSCK} /2 - 5	-	-	
t _{sss}	SS setup to SCK	Slave	PRELOADEN=1	2*t _{CLK_APB} + t _{SOS}	-	-	
			PRELOADEN=0	t _{SOS} +7	-	-	
t _{SSH}	SS hold after SCK	Slave		t _{SIH} - 4	-	-	
t _{sos}	MISO setup SCK	Slave		-	t _{SSCK} /2 - 20	-	
t _{soh}	MISO hold after SCK	Slave		-	20	-	
t _{soss}	MISO setup after SS low	Slave		-	16	-	
t _{sosh}	MISO hold after SS high	Slave		-	11	-	

Notes: 1. These values are based on simulation. These values are not covered by test limits in production.

2. See "I/O Pin Characteristics" on page 908



35.13.3 SERCOM in I²C Mode Timing

Table 35-43 describes the requirements for devices connected to the I²C Interface Bus. Timing symbols refer to Figure 35-14.

Figure 35-14.I²C Interface Bus Timing






Table 35-43. I²C Interface Timing⁽¹⁾

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units
	S F		C _b ⁽²⁾ = 400pF	-	-	300	
t _R	Rise time for both SDA and SCL	Fast Mode +	C _b ⁽²⁾ = 550pF			100	
			C _b ⁽²⁾ = 1000pF			40	
		Standard / Fast Mode	10pF < C _b ⁽²⁾ < 400pF		20.0	50.0	
t _{OF}	Output fall time from V _{IHmin} to V _{ILmax}	Fast Mode +	10pF < C _b ⁽²⁾ < 550pF		15.0	50.0	
	H		f0pF < C _b ⁽²⁾ < 100pF		10.0	40.0	
t _{HD;STA}	Hold time (repeated) START condition		f _{SCL} > 100kHz, Master	t _{LOW} -9	-	-	
t _{LOW}	Low period of SCL Clock		f _{SCL} > 100kHz	113	-	-	ns
t _{BUF}	Bus free time between a STOP and a START condition		f _{SCL} > 100kHz	t _{LOW}	-	-	
t _{SU;STA}	Setup time for a repeated START condition		f _{SCL} > 100kHz, Master	t _{LOW} +7	-	-	
t _{HD;DAT}	Data hold time		f _{SCL} > 100kHz, Master	9	-	12	
t _{SU;DAT}	Data setup time		f _{SCL} > 100kHz, Master	104	-	-	
t _{su;sto}	Setup time for STOP condition		f _{SCL} > 100kHz, Master	t _{LOW} +9	-	-	
t _{SU;DAT;rx}	Data setup time (receive mode)		f _{SCL} > 100kHz, Slave	51	-	56	
t _{HD;DAT;tx}	Data hold time (send mode)		f _{SCL} > 100kHz, Slave	71	90	138	

Notes: 1. These values are based on simulation. These values are not covered by test limits in production.


2. Cb = Capacitive load on each bus line. Otherwise noted, value of C_b set to 20pF.



35.13.4 SWD Timing

Figure 35-15.SWD Interface Signals

Read Cycle



Write Cycle




Table 35-44. SWD Timings⁽¹⁾

Symbol	Parameter	Conditions	Min.	Max.	Units
Thigh	SWDCLK High period		10	500000	
Tlow	SWDCLK Low period		10	500000	
Tos	SWDIO output skew to falling edge SWDCLK	V _{VDDIO} from 3.0V to 3.6V, maximum external capacitor =	-5	5	ns
Tis	Input Setup time required between SWDIO	40pF	4	-	
Tih	Input Hold time required between SWDIO and rising edge SWDCLK		1	-	

Note: 1. These values are based on simulation. These values are not covered by test limits in production or characterization.



36. Packaging Information

36.1 Thermal Considerations

36.1.1 Thermal Resistance Data

Table 36-1 summarizes the thermal resistance data depending on the package.

Table 36-1. Thermal Resistance Data

Package Type	θ_{JA}	hetaJc
32-pin TQFP	68 °C/W	25.8 °C/W
48-pin TQFP	78.8 °C/W	12.3 °C/W
64-pin TQFP	66.7 °C/W	11.9 °C/W
32-pin QFN	37.2 °C/W	3.1 °C/W
48-pin QFN	33 °C/W	11.4 °C/W
64-pin QFN	33.5 °C/W	11.2 °C/W

36.1.2 Junction Temperature

The average chip-junction temperature, T_J , in $^{\circ}C$ can be obtained from the following:

1.
$$T_D = T_A + (P_D \times \theta_{JA})$$

2.
$$T_D = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:


- θ_{JA} = package thermal resistance, Junction-to-ambient (°C/W), provided in Table 36-1.
- θ_{JC} = package thermal resistance, Junction-to-case thermal resistance (°C/W), provided in Table 36-1.
- θ_{HEATSINK} = cooling device thermal resistance (°C/W), provided in the device datasheet.
- P_D = device power consumption (W).
- T_A = ambient temperature (°C).


From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature T_J in $^{\circ}$ C.



36.2 Package Drawings

36.2.1 64-pin TQFP





COMMON DIMENSIONS IN MM

SYMBOL	Min	Max	NOTES
Α		1, 20	
A1	0. 95	1, 05	
С	0. 09	0, 20	
D	12. 0	O BSC	
D1	10. 0		
Е	12. 0	12.00 BSC	
E1	10. 0	O BSC	
J	0, 05		
L	0, 45 0, 75		
е	0, 5		
f	0. 17 0. 27		




Table 36-2. Device and Package Maximum Weight

	300	mg	
--	-----	----	--

Table 36-3. Package Characteristics

Moisture Sensitivity Level	MSL3


Table 36-4. Package Reference


JEDEC Drawing Reference	MS-026
JESD97 Classification	E3



36.2.2 64-pin QFN

DRAWINGS NOT SCALED






See Options A, B EXPOSED DIE

BOTTOM VIEW

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	0.80		1.00	
D/E	9.00 BSC			
D2/E2	4.60	4.70	4.80	
J	0.00		0.05	
b	0.15	0.20	0.25	
е		0.50 BSC		
L	0.30	0.40	0.55	
N	64			



- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VMMD-4, for proper dimensions, tolerances, datums, etc.
 - 2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

ATTACH PAD

If the terminal has the optical radius on the other end of the terminal, the dimension should not be measured in that radius area.

Table 36-5. Device and Package Maximum Weight

200 mg	
--------	--

Table 36-6. Package Characteristics

Moisture Sensitivity Level	MSL3


Table 36-7. Package Reference


JEDEC Drawing Reference	MO-220
JESD97 Classification	E3



36.2.3 48-pin TQFP

DRAWINGS NOT SCALED





SIDE VIEW

_ 11 **-** 13 ° 0.102 max. LEAD COPLANARITY

DETAIL VIEW

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	МОИ	MAX	NOTE
Α			1.20	
A1	0.05		0.15	
A2	0.95		1.05	
С	0.09		0.20	
D/E	9.00 BSC			
D1/E1	7.00 BSC			
L	0.45		0.75	
b	0.17		0.27	
е	0.50 BSC			

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026, Variation ABC.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side.

Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

Table 36-8. Device and Package Maximum Weight

140	ma
140	ing .

Table 36-9. Package Characteristics

Moisture Sensitivity Level	MSL3
----------------------------	------


Table 36-10. Package Reference


JEDEC Drawing Reference	MS-026
JESD97 Classification	E3




^{3.} Lead coplanarity is 0.10mm maximum.

DRAWINGS NOT SCALED







COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	0.80	0.85	0.90	
D/E	:	7.00 BS	С	
D2/E2	5.05	5.15	5.25	
b	0.18	0.25	0.30	
e	0.50 BSC			
L	0.30	0.40	0.50	
N	48			





Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VKKD-4, for proper dimensions, tolerances, datums, etc.

2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.

If the terminal has the optical radius on the other end of the terminal, the dimension should not be measured in that radius area.

Table 36-11. Device and Package Maximum Weight

9	140	mg
---	-----	----

Table 36-12. Package Characteristics

Moisture Sensitivity Level	MSL3
----------------------------	------


Table 36-13. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E3




36.2.5 32-pin TQFP

DRAWINGS NOT SCALED




TOP VIEW



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	МОМ	MAX	NOTE
А			1.20	
A1	0.05		0.15	
A2	0.95	1.00	1.05	
D/E	8.75	9.00	9.25	
D1/E1	6.90	7.00	7.10	2
С	0.09 0.20			
L	0.45		0.75	
b	0.30		0.45	
е	0.80 TYP			
n	32			



Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026, Variation ABA.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side.
Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10mm maximum.

Table 36-14. Device and Package Maximum Weight

100	mg
100	mg

Table 36-15. Package Characteristics


Moisture Sensitivity Level	MSL3
----------------------------	------


Table 36-16. Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	E3



DRAWINGS NOT SCALED





COMMON DIMENSIONS IN MM

SYMBOL	MIN.	N□M.	MAX.	NOTES
А	0. 80		1. 00	
J	0. 00		0, 05	
D/E	,	5. 00 BS	SC	
D2/E2	3, 50	3, 60	3, 70	
N	32			
е	0, 50 BSC			
L	0. 30	0. 40	0, 50	
b	0. 18	0. 25	0, 30	




Table 36-17. Device and Package Maximum Weight

BOTTOM VIEW

90	mg	

Table 36-18. Package Characteristics

Moisture Sensitivity Level	MSL3
----------------------------	------

Table 36-19. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E3



36.3 Soldering Profile

The following table gives the recommended soldering profile from J-STD-20.

Profile Feature	Green Package
Average Ramp-up Rate (217°C to peak)	3°C/s max
Preheat Temperature 175°C +/-25°C	150-200°C
Time Maintained Above 217°C	60-150s
Time within 5°C of Actual Peak Temperature	30s
Peak Temperature Range	260°C
Ramp-down Rate	6°C/s max
Time 25°C to Peak Temperature	8 minutes max

A maximum of three reflow passes is allowed per component.



37. Schematic Checklist

37.1 Introduction

This chapter describes a common checklist which should be used when starting and reviewing the schematics for a SAM D21 design. This chapter illustrates a recommended power supply connection, how to connect external analog references, programmer, debugger, oscillator and crystal.

37.2 Power Supply

The SAM D21 supports a single power supply from 1.62 to 3.63V.

37.2.1 Power Supply Connections

Figure 37-1. Power Supply Schematic




Table 37-1. Power Supply Connections, V_{DDCORE} From Internal Regulator

Signal Name	Recommended Pin Connection	Description
V_{DDIO}	1.6V to 3.6V Decoupling/filtering capacitors $100nF^{(1)(2)}$ and $10\mu F^{(1)}$ Decoupling/filtering inductor $10\mu H^{(1)(3)}$	Digital supply voltage
V _{DDANA}	1.6V to 3.6V Decoupling/filtering capacitors $100nF^{(1)(2)}$ and $10\mu F^{(1)}$ Ferrite bead ⁽⁴⁾ prevents the V_{DD} noise interfering the V_{DDANA}	Analog supply voltage



Table 37-1. Power Supply Connections, V_{DDCORE} From Internal Regulator (Continued)

Signal Name	Recommended Pin Connection	Description
V _{DDCORE}	1.6V to 1.8V Decoupling/filtering capacitor 100nF ⁽¹⁾⁽²⁾	Core supply voltage / external decoupling pin
GND		Ground
GND _{ANA}		Ground for the analog power domain

Notes:

- 1. These values are only given as typical examples.
- Decoupling capacitor should be placed close to the device for each supply pin pair in the signal group, low ESR caps should be used for better decoupling.
- 3. An inductor should be added between the external power and the V_{DD} for power filtering.
- 4. Ferrite bead has better filtering performance than the common inductor at high frequencies. It can be added between V_{DD} and V_{DDANA} for preventing digital noise from entering the analog power domain. The bead should provide enough impedance (e.g. 50Ω at 20MHz and 220Ω at 100MHz) for separating the digital power from the analog power domain. Make sure to select a ferrite bead designed for filtering applications with a low DC resistance to avoid a large voltage drop across the ferrite bead.

37.3 External Analog Reference Connections

The following schematic checklist is only necessary if the application is using one or more of the external analog references. If the internal references are used instead, the following circuits in Figure 37-2 and Figure 37-3 are not necessary.

Figure 37-2. External Analog Reference Schematic With Two References






Figure 37-3. External Analog Reference Schematic With One Reference




Table 37-2. External Analog Reference Connections

Signal Name	Recommended Pin Connection	Description
AREFx	1.0V to V _{DDANA} - 0.6V for ADC 1.0V to V _{DDANA} - 0.6V for DAC Decoupling/filtering capacitors 100nF ⁽¹⁾⁽²⁾ and 4.7µF ⁽¹⁾	External reference from AREFx pin on the analog port
GND		Ground

Notes: 1. These values are given as a typical example.


2. Decoupling capacitor should be placed close to the device for each supply pin pair in the signal group.



37.4 External Reset Circuit

The external reset circuit is connected to the RESET pin when the external reset function is used. If the external reset function has been disabled, the circuit is not necessary. The reset switch can also be removed, if the manual reset is not necessary. The RESET pin itself has an internal pull-up resistor, hence it is optional to also add an external pull-up resistor.

Figure 37-4. External Reset Circuit Example Schematic



A pull-up resistor makes sure that the reset does not go low unintended causing a device reset. An additional resistor has been added in series with the switch to safely discharge the filtering capacitor, i.e. preventing a current surge when shorting the filtering capacitor which again causes a noise spike that can have a negative effect on the system.

Table 37-3. Reset Circuit Connections

Signal Name	Recommended Pin Connection	Description
	Reset low level threshold voltage	
	$V_{\rm DDIO}$ = 1.6V - 2.0V: Below 0.33 * $V_{\rm DDIO}$	
RESET	V_{DDIO} = 2.7V - 3.6V: Below 0.36 * V_{DDIO}	Reset pin
	Decoupling/filter capacitor 100nF ⁽¹⁾	Reset pill
	Pull-up resistor $10k\Omega^{(1)(2)}$	
	Resistor in series with the switch $330\Omega^{(1)}$	

Notes: 1. These values are given as a typical example.

2. The SAM D21 features an internal pull-up resistor on the RESET pin, hence an external pull-up is optional.

37.5 Unused or Unconnected Pins

Unused or unconnected pins (unless marked as NC where applicable) should not be left unconnected and floating. Floating pins will add to the overall power consumption of the device. To prevent this one should always draw the pin voltage towards a given level, either V_{DD} or GND, through a pull up/down resistor. External or internal pull up/down



resistors can be used, e.g. the pins can be configured in pull-up or pull-down mode eliminating the need for external components, for more information see "PORT" on page 363 for details. There are no obvious benefit in choosing external vs. internal pull resistors.

37.6 Clocks and Crystal Oscillators

The SAM D21 can be run from internal or external clock sources, or a mix of internal and external sources. An example of usage will be to use the internal 8MHz oscillator as source for the system clock, and an external 32.768kHz watch crystal as clock source for the Real-Time counter (RTC).

37.6.1 External Clock Source

Figure 37-5. External Clock Source Example Schematic





Table 37-4. External Clock Source Connections

Signal Name	Recommended Pin Connection	Description
XIN	XIN is used as input for an external clock signal	Input for inverting oscillator pin
XOUT/GPIO	Can be left unconnected or used as normal GPIO	

37.6.2 Crystal Oscillator

Figure 37-6. Crystal Oscillator Example Schematic



The crystal should be located as close to the device as possible. Long signal lines may cause too high load to operate the crystal, and cause crosstalk to other parts of the system.

Table 37-5. Crystal Oscillator Checklist

Signal Name	Recommended Pin Connection	Description
XIN	Load capacitor 15pF ⁽¹⁾⁽²⁾	External crystal between 0.4 to 30MHz
XOUT	Load capacitor 15pF ⁽¹⁾⁽²⁾	External crystal between 0.4 to 3000112

Notes: 1. These values are given only as typical example.



2. Decoupling capacitor should be placed close to the device for each supply pin pair in the signal group.

37.6.3 External Real Time Oscillator

The low frequency crystal oscillator is optimized for use with a 32.768kHz watch crystal. When selecting crystals, load capacitance and crystal's Equivalent Series Resistance (ESR) must be taken into consideration. Both values are specified by the crystal vendor.

SAM D21 oscillator (not available in SAMR21E) is optimized for very low power consumption, hence close attention should be made when selecting crystals, see Table 37-6 for maximum ESR recommendations on 9pF and 12.5pF crystals.


The Low-frequency Crystal Oscillator provides an internal load capacitance of typical 3.05pF and 3.29pF. Crystals with recommended 12.5pF load capacitance can be without external capacitors as shown in Figure 37-7.

Table 37-6. Maximum ESR Recommendation for 32.768kHz Crystal

Crystal C _L (pF)	Max ESR [kΩ]
12.5	313

Note: Maximum ESR is typical value based on characterization. These values are not covered by test limits in production.

Figure 37-7. External Real Time Oscillator without Load Capacitor



Crystals specifying load capacitance (CL) higher than 12.5pF, require external capacitors applied as described in Figure 37-8.

To find suitable load capacitance for a 32.768kHz crystal, consult the crystal datasheet.

Figure 37-8. External Real Time Oscillator with Load Capacitor




Table 37-7. External Real Time Oscillator Checklist

Signal Name	Recommended Pin Connection	Description
XIN32	Load capacitor 22pF ⁽¹⁾⁽²⁾	Timer oscillator input
XOUT32	Load capacitor 22pF ⁽¹⁾⁽²⁾	Timer oscillator output

Notes: 1. These values are given only as typical examples.


2. Decoupling capacitor should be placed close to the device for each supply pin pair in the signal group.



37.6.4 Calculating the Correct Crystal Decoupling Capacitor

In order to calculate correct load capacitor for a given crystal one can use the model shown in Figure 37-9 which includes internal capacitors C_{Ln} , external parasitic capacitance C_{ELn} and external load capacitance C_{Pn} .

Figure 37-9. Crystal Circuit With Internal, External and Parasitic Capacitance



Using this model the total capacitive load for the crystal can be calculated as shown in the equation below:

$$\sum C_{tot} = \frac{(C_{L1} + C_{P1} + C_{EL1})(C_{L2} + C_{P2} + C_{EL2})}{C_{L1} + C_{P1} + C_{EL1} + C_{L2} + C_{P2} + C_{EL2}}$$

where C_{tot} is the total load capacitance seen by the crystal, this value should be equal to the load capacitance value found in the crystal manufacturer datasheet.

The parasitic capacitance C_{ELn} can in most applications be disregarded as these are usually very small. If accounted for the value is dependent on the PCB material and PCB layout.

For some crystal the internal capacitive load provided by the device itself can be enough. To calculate the total load capacitance in this case. C_{ELn} and C_{Pn} are both zero, $C_{L1} = C_{L2} = C_{L}$, and the equation reduces to the following:

$$\sum C_{tot} = \frac{C_L}{2}$$

Table 37-8 shows the device equivalent internal pin capacitance.



Table 37-8. Equivalent Internal Pin Capacitance

Symbol	Value	Description
C _{XIN32}	3.05pF	Equivalent internal pin capacitance
C _{XOUT32}	3.29pF	Equivalent internal pin capacitance

37.7 Programming and Debug Ports

For programming and/or debugging the SAM D21 the device should be connected using the Serial Wire Debug, SWD, interface. Currently the SWD interface is supported by several Atmel and third party programmers and debuggers, like the SAM-ICE, JTAGICE3 or SAM D21 Xplained Pro (SAM D21 evaluation kit) Embedded Debugger.

Refer to the SAM-ICE, JTAGICE3 or SAM D21 Xplained Pro user guides for details on debugging and programming connections and options. For connecting to any other programming or debugging tool, refer to that specific programmer or debugger's user guide.

The SAM D21 Xplained Pro evaluation board for the SAM D21 supports programming and debugging through the onboard embedded debugger so no external programmer or debugger is needed.

37.7.1 Cortex Debug Connector (10-pin)

For debuggers and/or programmers that support the Cortex Debug Connector (10-pin) interface the signals should be connected as shown in Figure 37-10 with details described in Table 37-9.

Figure 37-10.Cortex Debug Connector (10-pin)




Table 37-9. Cortex Debug Connector (10-pin)

Header Signal Name	Description
SWDCLK	Serial wire clock pin
SWDIO	Serial wire bidirectional data pin



Header Signal Name	Description
RESET	Target device reset pin, active low
VTref	Target voltage sense, should be connected to the device V_{DD}
GND	Ground



37.7.2 10-pin JTAGICE3 Compatible Serial Wire Debug Interface

The JTAGICE3 debugger and programmer does not support the Cortex Debug Connector (10-pin) directly, hence a special pinout is needed to directly connect the SAM D21 to the JTAGICE3, alternatively one can use the JTAGICE3 squid cable and manually match the signals between the JTAGICE3 and SAM D21. Figure 37-11 describes how to connect a 10-pin header that support connecting the JTAGICE3 directly to the SAM D21 without the need for a squid cable.

To connect the JTAGICE3 programmer and debugger to the SAM D21, one can either use the JTAGICE3 squid cable, or use a 10-pin connector as shown in Figure 37-11 with details given in Table 37-10 to connect to the target using the JTAGICE3 50 mil cable directly.

Figure 37-11.10-pin JTAGICE3 Compatible Serial Wire Debug Interface




Table 37-10. 10-pin JTAGICE3 Compatible Serial Wire Debug Interface

Header Signal Name	Description
SWDCLK	Serial wire clock pin
SWDIO	Serial wire bidirectional data pin
RESET	Target device reset pin, active low
VTG	Target voltage sense, should be connected to the device V_{DD}
GND	Ground



37.7.3 20-pin IDC JTAG Connector

For debuggers and/or programmers that support the 20-pin IDC JTAG Connector, e.g. the SAM-ICE, the signals should be connected as shown in Figure 37-12 with details described in Table 37-11.

Figure 37-12.20-pin IDC JTAG Connector




Table 37-11. 20-pin IDC JTAG Connector

Header Signal Name	Description
SWDCLK	Serial wire clock pin
SWDIO	Serial wire bidirectional data pin
nRESET	Target device reset pin, active low
VCC	Target voltage sense, should be connected to the device V_{DD}
GND	Ground
GND*	These pins are reserved for firmware extension purposes. They can be left open or connected to GND in normal debug environment. They are not essential for SWD in general.




37.8 USB Interface

The USB interface consists of a differential data pair (D+/D-) and a power supply (VBUS, GND). Refer to the "Electrical Characteristics" on page 900 for operating voltages which will allow USB operation.

Table 37-12. USB Interface Checklist

Signal Name	Recommended Pin Connection	Description
D+	 The impedance of the pair should be matched on the PCB to minimize reflections. USB differential tracks should be routed with the same characteristics (length, 	USB full speed / low speed positive data upstream pin
D-	 width, number of vias, etc.) Signals should be routed as parallel as possible, with a minimum number of angles and vias 	USB full speed / low speed negative data upstream pin

Figure 37-13.Low Cost USB Interface Example Schematic




It is recommended to increase ESD protection on the USB D+, D-, and VBUS lines using dedicated transient suppressors. These protections should be located as close as possible to the USB connector to reduce the potential discharge path and reduce discharge propagation within the entire system.

The USB FS cable includes a dedicated shield wire that should be connected to the board with caution. Special attention should be paid to the connection between the board ground plane and the shield from the USB connector and the cable.

Tying the shield directly to ground would create a direct path from the ground plane to the shield, turning the USB cable into an antenna. To limit the USB cable antenna effect, it is recommended to connect the shield and ground through an RC filter.



Figure 37-14.Protected USB Interface Example Schematic





38. Errata

38.1 Revision A

38.1.1 USB

1 - The FLENC register negative sign management is not correct. Errata reference: 11472

Fix/Workaround:

The following rule must be used for negative values.

FLENC 8h is equal to 0 decimal.

FLENC 9h to Fh are equal to -1 to -7 decimal instead of -7 to -1.

38.1.2 Device

1 - PA24 and PA25 cannot be used as input when configured as GPIO with continuous sampling (cannot be read by PORT). Errata reference: 12005

Fix/Workaround:

Use PA24 and PA25 for peripherals or only as output pins.

Or configure PA31 to PA24 for on-demand sampling (CTRL[31:24] all zeroes) and access the IN register through the APB (not the IOBUS), to allow waiting for ondemand sampling.

2 - TCC0/WO[6] peripheral function F on PA16 and TCC0/WO[7] peripheral function F on PA17 are not available. Errata reference: 11622

Fix/Workaround: None

3 - If APB clock is stopped and GCLK clock is running, APB read access to read-synchronized registers will freeze the system. The CPU and the DAP AHB-AP are stalled, as a consequence debug operation is impossible. Errata reference: 10416

Fix/Workaround:

Do not make read access to read-synchronized registers when APB clock is stopped and GCLK is running. To recover from this situation, power cycle the device or reset the device using the RESETN pin.

4 - The I2S is non-functional. Errata reference: 12275

Fix/Workaround:

None



5 - User Reset does not reset the clock source selection of a GCLK generator mapped to XOSC32K if XOSC32K is stopped during the reset. Errata reference: 12164

If a user reset occurs and the XOSC32K is the source of a clock generator and the XOSC32K clock source is not running, the user reset can not be done on this clock generator. The clock generator is stuck with the XOSC32K as clock source.

Fix/Workaround:

None.

38.1.3 PM

1 - In debug mode, if a watchdog reset occurs, the debug session is lost. Errata reference: 12196

Fix/Workaround:

A new debug session must be restart after a watchdog reset.

38.1.4 DFLL48M

1 - The DFLL clock must be requested before being configured otherwise a write access to a DFLL register can freeze the device. Errata reference: 9905 Fix/Workaround:

Write a zero to the DFLL ONDEMAND bit in the DFLLCTRL register before configuring the DFLL module.

2 - If the DFLL48M reaches the maximum or minimum COARSE or FINE calibration values during the locking sequence, an out of bounds interrupt will be generated. These interrupts will be generated even if the final calibration values at DFLL48M lock are not at maximum or minimum, and might therefore be false out of bounds interrupts. Errata reference: 10669

Fix/Workaround:

Check that the lockbits: DFLLLCKC and DFLLLCKF in the SYSCTRL Interrupt Flag Status and Clear register (INTFLAG) are both set before enabling the DFLLOOB interrupt.

3 - The DFLL status bits in the PCLKSR register during the USB clock recovery mode can be wrong after a USB suspend state. Errata reference: 11938

Fix/Workaround : Do not monitor the DFLL status bits in the PCLKSR register during the USB clock recovery mode.

38.1.5 FDPLL

1 - Some lock time-out values are different from the expected value given by the documentation. Errata reference: 12145



The effective time-out are the following:

DPLLCTRLB.LTIME[2:0] = 4 : 10ms
DPLLCTRLB.LTIME[2:0] = 5 : 10ms
DPLLCTRLB.LTIME[2:0] = 6 : 11ms
DPLLCTRLB.LTIME[2:0] = 7 : 11ms

38.1.6 FDPLL

1 - The lock flag (DPLLSTATUS.LOCK) may clear randomly. When the lock flag randomly clears, DPLLLCKR and DPLLLCKF interrupts will also trigger, and the DPLL output is masked. Errata reference: 11791

Fix/Workaround : Set DPLLCTRLB.LBYPASS to 1 to disable masking of the DPLL output by the lock status.

38.1.7 **NVMCTRL**

1 - When the part is secured and EEPROM emulation area configured to none, the CRC32 is not executed on the entire flash area but up to the on-chip flash size minus half a row. Errata reference: 11988

Fix/Workaround:

When using CRC32 on a protected device with EEPROM emulation area configured to none, compute the reference CRC32 value to the full chip flash size minus half row.

38.1.8 **SERCOM**

1 - The I2C Slave SCL Low Extend Time-out (CTRLA.SEXTTOEN) and Master SCL Low Extend Time-out (CTRLA.MEXTTOEN) cannot be used if SCL Low Time-out (CTRLA.LOWTOUT) is disabled. When SCTRLA.LOWTOUT=0, the GCLK_SERCOM_SLOW is not requested. Errata reference: 12003

Workaround:

To use the Master or Slave SCL low extend time-outs, enable the SCL Low Time-out (CTRLA.LOWTOUT=1).

38.1.9 TCC

1 - The TCC interrupts FAULT1, FAULT0, FAULTB, FAULTA, DFS, ERR, CNT cannot wakeup the chip from standby mode. Errata reference: 11951 Fix/Workaround: Do not use the TCC interrupts FAULT1, FAULT0, FAULTB, FAULTA, DFS, ERR, CNT to wakeup the chip from standby mode.



2 - If the CCx flag is already set when enabling the DMA, this will trigger an immediate unexpected DMA transfer and thus overwrite the currently TCC buffered register value. Errata reference: 12155

Fix/Workaround : Ensure the CCx flag is cleared before enabling the DMA.

3 - If the OVF flag is already set when enabling the DMA, this will trigger an immediate unexpected DMA transfer and thus overwrite the currently TCC buffered register value.

Errata reference: 12127

Fix/Workaround : Ensure the OVF flag is cleared before enabling the DMA.

4 - In two ramp mode, two events will be generated per cycle, one on each ramp's end. EVCTRL.CNTSEL.END cannot be used to identify the end of a double ramp cycle. Errata reference: 12224

Fix/Workaround: None



39. About This Document

39.1 Conventions

39.1.1 Numerical Notation

Table 39-1. Numerical notation

165	Decimal number
0101b	Binary number (example 0b0101 = 5 decimal)
0101	Binary numbers are given without suffix if unambiguous
0x3B24	Hexadecimal number
Х	Represents an unknown or don't care value
Z	Represents a high-impedance (floating) state for either a signal or a bus

39.1.2 Memory Size and Type

Table 39-2. Memory Size and Bit Rate

Symbol	Description
kB/kbyte	kilobyte (2 ¹⁰ = 1024)
MB/Mbyte	megabyte ($2^{20} = 1024*1024$)
GB/Gbyte	gigabyte (2 ³⁰ = 1024*1024*1024)
b	bit (binary 0 or 1)
В	byte (8 bits)
1kbit/s	1,000 bit/s rate (not 1,024 bit/s)
1Mbit/s	1,000,000 bit/s rate
1Gbit/s	1,000,000,000 bit/s rate

39.1.3 Frequency and Time

Table 39-3. Frequency and Time

Symbol	Description
kHz	$1kHz = 10^3Hz = 1,000Hz$
MHz	10 ⁶ = 1,000,000Hz
GHz	10 ⁹ = 1,000,000,000Hz
S	second
ms	millisecond
μs	microsecond
ns	nanosecond



39.1.4 Registers and Bits

Table 39-4. Register and bit mnemonics

R/W	Read/Write accessible register bit. The user can read from and write to this bit.
R	Read-only accessible register bit. The user can only read this bit. Writes will be ignored.
W	Write-only accessible register bit. The user can only write this bit. Reading this bit will return an undefined value.
ВІТ	Bit names are shown in uppercase. (Example PINA1)
BITS[n:m]	A set of bits from bit n down to m. (Example: PINA30 = {PINA3, PINA2, PINA1, PINA0}
Reserved	Reserved bits are unused and reserved for future use. For compatibility with future devices, always write reserved bits to zero when the register is written. Reserved bits will always return zero when read.
PERIPHERALi	If several instances of a peripheral exist, the peripheral name is followed by a number to indicate the number of the instance in the range 0-n. PERIPHERAL <i>i</i> denotes one specific instance.
Reset	Value of a register after a power reset. This is also the value of registers in a peripheral after performing a software reset of the peripheral, except for the Debug Control registers.
SET/CLR	Registers with SET/CLR suffix allows the user to clear and set bits in a register without doing a read-modify-write operation. These registers always come in pairs. Writing a one to a bit in the CLR register will clear the corresponding bit in both registers, while writing a one to a bit in the SET register will set the corresponding bit in both registers. Both registers will return the same value when read. If both registers are written simultaneously, the write to the CLR register will take precedence.

39.2 Acronyms and Abbreviations

Table 39-5 contains acronyms and abbreviations used in this document.

Table 39-5. Acronyms and Abbreviations

Abbreviation	Description
AC	Analog Comparator
ADC	Analog-to-Digital Converter
ADDR	Address
АНВ	AMBA Advanced High-performance Bus
APB	AMBA Advanced Peripheral Bus
AREF	Analog reference voltage
AV_DD	Analog supply voltage
BLB	Boot Lock Bit
BOD	Brown-out detector
CAL	Calibration
CC	Compare/capture
CLK	Clock
CRC	Cyclic Redundancy Check



Table 39-5. Acronyms and Abbreviations (Continued)

Abbreviation	Description
CTRL	Control
DAC	Digital to Analog converter
DFLL	Digital Frequency Locked Loop
DSU	Device service unit
EEPROM	Electrically Erasable Programmable Read-Only Memory
EIC	External interrupt controller
EVSYS	Event System
GCLK	Generic clock
GND	Ground
GPIO	General Purpose Input/Output
I ² C	Inter-integrated circuit
IF	Interrupt Flag
INT	Interrupt
IOBUS	I/O Bus
NMI	Non-Maskable Interrupt
NVIC	Nested vector interrupt controller
NVMCTRL	Non-Volatile Memory controller
OSC	Oscillator
PAC	Peripheral access controller
PC	Program counter
PER	Period
PM	Power manager
POR	Power-on reset
PTC	Peripheral touch controller
PWM	Pulse Width Modulation
RAM	Random-access memory
REF	Reference
RMW	Read-modify-write
RTC	Real-time counter
RX	Receiver
SERCOM	Serial communication interface
SMBus	System Management Bus
SP	Stack Pointer



Table 39-5. Acronyms and Abbreviations (Continued)

Abbreviation	Description
SPI	Serial peripheral interface
SRAM	Static random-access memory
SYSCTRL	System controller
SWD	Single-wire debug
TC	Timer/Counter
TX	Transmitter
ULP	Ultra Low Power
USART	Universal synchronous and asynchronous serial receiver and transmitter
V _{DD}	Digital supply voltage
VREF	Voltage reference
WDT	Watchdog timer
XOSC	Crystal oscillator



40. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

40.1 Rev. A - 02/2014

1. Initial revision



Table of Contents

De	scription	1			
Fe	Features2				
1.	Configuration Summary	3			
2.	Ordering Information 2.1 SAM D21E 2.2 SAM D21G 2.3 SAM D21J	5 5			
3.	Block Diagram	7			
4.	Pinout 4.1 SAM D21J 4.2 SAM D21G 4.3 SAM D21E	8 9			
5.	I/O Multiplexing and Considerations.15.1 Multiplexed Signals.15.2 Other Functions.1	11			
6.	Power Supply and Start-Up Considerations16.1 Power Domain Overview16.2 Power Supply Considerations16.3 Power-Up16.4 Power-On Reset and Brown-Out Detector1	15 15 17			
7.	Product Mapping	8			
8.	Memories 1 8.1 Embedded Memories 1 8.2 Physical Memory Map 1 8.3 NVM User Row Mapping 2 8.4 NVM Software Calibration Area Mapping 2 8.5 Serial Number 2	19 19 20 21			
9.	9.3 High-Speed Bus System				
10.	Peripherals Configuration Summary	5			
11.		38 38 38			



	11.5	Product Dependencies	
	11.6	Debug Operation	
	11.7	Chip-Erase	41
	11.8	Programming	
	11.9	Intellectual Property Protection	42
	11.10	Device Identification	43
	11.11	Functional Description	44
	11.12	Register Summary	49
	11.13	Register Description	52
12.	Clock	k System	74
	12.1	Clock Distribution	
	12.2	Synchronous and Asynchronous Clocks	
	12.3	Register Synchronization	
	12.4	Enabling a Peripheral	
	12.5	On-demand, Clock Requests.	
	12.6	Power Consumption vs Speed.	
	12.7	Clocks after Reset	
10	CCLI	V. Canaria Clask Cantrallar	0.0
13.		K – Generic Clock Controller	
	13.1	Overview	
	13.2	Features	
	13.3	Block Diagram	
	13.4	Signal Description	
	13.5	Product Dependencies	
	13.6	Functional Description	
	13.7	Register Summary	
	13.8	Register Description.	88
14.	PM -	- Power Manager	
	14.1	Overview	. 102
	14.2	Features	
	14.3	Block Diagram	
	14.4	Signal Description	
	14.5	Product Dependencies	. 103
	14.6	Functional Description	. 105
	14.7	Register Summary	
	14.8	Register Description.	. 113
15.	SYS	CTRL – System Controller	. 133
	15.1	Overview	. 133
	15.2	Features	. 133
	15.3	Block Diagram	. 134
	15.4	Signal Description	. 135
	15.5	Product Dependencies	
	15.6	Functional Description	
	15.7	Register Summary	
	15.8	Register Description.	
16	WDT	– Watchdog Timer	. 195
	16.1	Overview	
		Features	195



	16.3	Block Diagram	195
	16.4	Signal Description	196
	16.5	Product Dependencies	196
	16.6	Functional Description	197
	16.7	Register Summary	
	16.8	Register Description	
		-0	
17.	RTC	C – Real-Time Counter	213
	17.1	Overview	213
	17.2	Features	213
	17.3	Block Diagram	213
	17.4	Signal Description	214
	17.5	Product Dependencies	214
	17.6	Functional Description	
	17.7	Register Summary	
	17.8	Register Description	
18.	DMA	C – Direct Memory Access Controller	256
	18.1	Overview	256
	18.2	Features	256
	18.3	Block Diagram	257
	18.4	Signal Description	257
	18.5	Product Dependencies	258
	18.6	Functional Description	259
	18.7	Register Summary	280
	18.8	Register Description	283
40	-10	Fortower all last amounts Occupanilles	004
19.		- External Interrupt Controller	
	19.1	Overview	
	19.2	Features	
	19.3	Block Diagram	
	19.4	Signal Description	
	19.5	Product Dependencies	
	19.6	Functional Description	
	19.7	Register Summary	
	19.8	Register Description.	328
20	NI\/N/I	ICTRL – Non-Volatile Memory Controller	340
20.	20.1	Overview	
	20.1		
		Features	
	20.3	Block Diagram	
	20.4	Signal Description	
	20.5	Product Dependencies.	
	20.6	Functional Description	
	20.7	Register Summary	
	20.8	Register Description	348
21	POR	Т	363
۷١.			
	21.1	Overview	
	21.2	Features	
	21.3	Block Diagram	
	21.4	Signal Description	364



	21.5	Product Dependencies	364
	21.6	Functional Description	
	21.7	Register Summary	
	21.8	Register Description	
22.	EVS'	YS – Event System	390
	22.1	Overview	390
	22.2	Features	390
	22.3	Block Diagram	391
	22.4	Signal Description	391
	22.5	Product Dependencies	391
	22.6	Functional Description	392
	22.7	Register Summary	397
	22.8	Register Description	398
23	SER	COM – Serial Communication Interface	415
20.	23.1	Overview	
	23.2	Features	
	23.3	Block Diagram	
	23.4	Signal Description	
	23.5	Product Dependencies.	
	23.6	Functional Description	
		•	
24.	SER	COM USART – SERCOM Universal Synchronous and Asynch	ronous Receiver and
		Transmitter 423	
	24.1	Overview	
	24.2	Features	
	24.3	Block Diagram	
	24.4	Signal Description	
	24.5	Product Dependencies	
	24.6	Functional Description	
	24.7	Register Summary	
	24.8	Register Description	439
25.	SER	COM SPI – SERCOM Serial Peripheral Interface	461
		Overview	
	25.2	Features	
	25.3	Block Diagram	461
	25.4	Signal Description	461
	25.5	Product Dependencies	462
	25.6	Functional Description	463
	25.7	Register Summary	472
	25.8	Register Description	474
26	SER	COM I2C – SERCOM Inter-Integrated Circuit	494
_0.	26.1	Overview	
	26.2	Features	
	26.3	Block Diagram	
	26.4	Signal Description	
	26.5	Product Dependencies.	
	26.6	Functional Description	
	26.7	Register Summary	
			- · ·



	26.8	Register Description	. 518
27.	. I2S -	Inter-IC Sound Controller	. 556
	27.1	Overview	. 556
	27.2	Features	. 556
	27.3	Block Diagram	. 557
	27.4	Signal Description	. 557
	27.5	Product Dependencies	. 557
	27.6	Functional Description	. 559
	27.7	I2S Application Examples	. 566
	27.8	Register Summary	. 568
	27.9	Register Description.	. 570
28.	. TC –	Timer/Counter	. 587
	28.1	Overview	. 587
	28.2	Features	. 587
	28.3	Block Diagram	. 588
	28.4	Signal Description	. 589
	28.5	Product Dependencies	. 589
	28.6	Functional Description	. 590
	28.7	Register Summary	. 601
	28.8	Register Description	. 604
29.	TCC	- Timer/Counter for Control Applications	. 628
	29.1	Overview	. 628
	29.2	Features	. 628
	29.3	Block Diagram	. 629
	29.4	Signal Description	. 629
	29.5	Product Dependencies	. 629
	29.6	Functional Description	. 631
	29.7	Register Summary	. 659
	29.8	Register Description	. 662
30.	. USB	– Universal Serial Bus	. 708
	30.1	Overview	. 708
	30.2	Features	. 708
	30.3	USB Block Diagram	. 709
	30.4	Signal Description	. 709
	30.5	Product Dependencies.	. 709
	30.6	Functional Description	. 712
	30.7	Register Summary	. 730
	30.8	Register Description	. 738
31.	. ADC	C – Analog-to-Digital Converter	. 809
	31.1	Overview	. 809
	31.2	Features	. 809
	31.3	Block Diagram	. 810
	31.4	Signal Description	. 810
	31.5	Product Dependencies	. 811
	31.6	Functional Description	. 812
	31.7	Register Summary	. 822
	31.8	Register Description	. 824



32.	AC -	- Analog Comparators	. 849
	32.1	Overview	. 849
	32.2	Features	. 849
	32.3	Block Diagram	. 850
	32.4	Signal Description	. 850
	32.5	Product Dependencies	. 850
	32.6	Functional Description	. 852
	32.7	Additional Features	. 858
	32.8	Register Summary	. 861
	32.9	Register Description.	. 862
33.	DAC	C – Digital-to-Analog Converter	. 878
	33.1	Overview	. 878
	33.2	Features	. 878
	33.3	Block Diagram	. 878
	33.4	Signal Description	. 878
	33.5	Product Dependencies	. 879
	33.6	Functional Description	. 880
	33.7	Register Summary	. 884
	33.8	Register Description.	. 885
34.	PTC	- Peripheral Touch Controller	. 895
	34.1	Overview	. 895
	34.2	Features	. 895
	34.3	Block Diagram	. 896
	34.4	Signal Description	
	34.5	Product Dependencies	
	34.6	Functional Description	
35.	Elect	rical Characteristics	. 900
	35.1	Disclaimer	. 900
	35.2	Absolute Maximum Ratings	. 900
	35.3	General Operating Ratings	. 901
	35.4	Supply Characteristics	
	35.5	Maximum Clock Frequencies	. 903
	35.6	Power Consumption	. 905
	35.7	I/O Pin Characteristics	. 908
	35.8	Analog Characteristics	. 910
	35.9	NVM Characteristics	. 923
	35.10	Asynchronous Watchdog Clock Characterization	. 924
		Oscillators Characteristics	
	00.11		. 920
		PTC Typical Characteristics.	
	35.12		. 930
36.	35.12 35.13	PTC Typical Characteristics.	. 930 . 934
36.	35.12 35.13	PTC Typical Characteristics	. 930 . 934 . 940
36.	35.12 35.13 Pack	PTC Typical Characteristics Timing Characteristics	. 930 . 934 . 940 . 940
36.	35.12 35.13 Pack 36.1	PTC Typical Characteristics. Timing Characteristics. aging Information Thermal Considerations.	. 930 . 934 . 940 . 940
	35.12 35.13 Pack 36.1 36.2 36.3	PTC Typical Characteristics. Timing Characteristics aging Information Thermal Considerations Package Drawings Soldering Profile.	. 930 . 934 . 940 . 940 . 941
	35.12 35.13 Pack 36.1 36.2 36.3	PTC Typical Characteristics. Timing Characteristics. aging Information Thermal Considerations. Package Drawings.	. 930 . 934 . 940 . 941 . 947



	37.3	External Analog Reference Connections	949
	37.4	External Reset Circuit	951
	37.5	Unused or Unconnected Pins	951
	37.6	Clocks and Crystal Oscillators	952
	37.7	Programming and Debug Ports	955
	37.8	USB Interface	959
38.		a S Revision A	
39.	Abou	ıt This Document	965
	39.1	Conventions	
	39.2	Acronyms and Abbreviations	966
40.		sheet Revision History	
	40.1	Rev. A – 02/2014	969
Tal	ole of	Contents	970





Atmel Corporation

1600 Technology Drive San Jose, CA 95110 USA

Tel: (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG

Tel: (+852) 2245-6100 **Fax:** (+852) 2722-1369

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

Tel: (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku

Tokyo 141-0032

JAPAN

Tel: (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2014 Atmel Corporation. All rights reserved. / Rev.: 42181A-SAM-02/2014

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIBILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSS, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.