

CY7C1049G CY7C1049GE

4-Mbit (512K words × 8 bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - ⊐ t_{AA} = 10 ns
- Embedded ECC for single-bit error correction^[1]
- Low active and standby currents
 Active current: I_{CC} = 38 mA typical
 Standby current: I_{SB2} = 6 mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Pb-free 36-pin SOJ and 44-pin TSOP II packages

Functional Description

CY7C1049G and CY7C1049GE are high-performance CMOS fast static RAM devices with embedded ECC. Both devices are

offered in single and dual chip-enable options and in multiple pin configurations. The CY7C1049GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

Data writes are performed by asserting the Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW, while providing the data on I/O₀ through I/O₇ and address on A₀ through A₁₈ pins.

Data reads are performed by asserting the Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₇).

All I/Os (I/O $_0$ through I/O $_7$) are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signal OE is de-asserted

On the CY7C1049GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)^[1]. See the Truth Table on page 14 for a complete description of read and write modes.

The logic block diagram is on page 2.

						Power Dissipation		
Product ^[2]	Features and Options (see Pin Configurations on page 4)	Range	V _{CC} Range (V)	Speed (ns)	Operating I _{CC} , (mA)		Standby, I _{SB2} (mA)	
	Configurations on page 4)		(V)	10/15	f = f _{max}			
					Typ ^[3]	Max	Typ ^[3]	Max
CY7C1049G(E)18	Single or Dual Chip Enables	Industrial	1.65 V–2.2 V	15	-	40	6	8
CY7C1049G(E)30	Optional ERR pins		2.2 V–3.6 V	10	38	45		
CY7C1049G(E)			4.5 V–5.5 V	10	38	45		

Notes

- 1. This device does not support automatic write-back on error detection.
- 2. The ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information on page 15 for details.


3. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.

198 Champion Court


٠



Logic Block Diagram – CY7C1049G



Logic Block Diagram – CY7C1049GE





Contents

Pin Configurations	4
Maximum Ratings	6
Operating Range	
DC Electrical Characteristics	
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
AC Switching Characteristics	9
Switching Waveforms	
Truth Table	
ERR Output – CY7C1049GE	14

Ordering Information	15
Ordering Code Definitions	15
Package Diagrams	16
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC®Solutions	19
Cypress Developer Community	19
Technical Support	



Pin Configurations

Figure 1. 36-pin SOJ pinout, Single Chip Enable without ERR - CY7C1049G^[4]

		/		1
A0 🗖	•1	\cup	36	NC NC
A1 🗖	2		35	A 18
A2 🗖	3		34	A 17
Аз 🗖	4		33	A 16
A4 🗖	5		32	A 15
CE 🗖	6		31	O E
I/O0 🗖	7		30	I /O7
I/O1 🗖	8		29	I/O 6
Vcc 🗖	9		28	🗖 GND
GND 🗖	10	SOJ	27	■ Vcc
I/O2 🗖	11		26	= I/O5
I/O3 🗖	12		25	= I/O4
WE 🗖	13		24	A 14
A5 🗖	14		23	A 13
A6 🗖	15		22	A 12
A7 🗖	16		21	A 11
A8 🗖	17		20	A 10
A9 🗖	18		19	■ NC
				J



Pin Configurations (continued)

	Figure 2.	44-pin TSOP II	pinout, Single Ch	ip Enable without ERF	R - CY7C1049G ^[5]
--	-----------	----------------	-------------------	-----------------------	------------------------------

					1
NC		•1	\bigcirc	44	NC NC
NC		2		43	NC NC
A0		3		42	NC I
A1		4		41	A 18
A2		5		40	A 17
A3		6		39	A 16
A4		7		38	A 15
/CE		8		37	■/OE
I/O0		9	44-pin TSOP II	36	I /07
I/01		10		35	= 1/O6
VCC		11		34	■ VSS
VSS		12		33	
I/O2		13		32	I /O5
I/O3		14		31	I /04
/WE		15		30	A 14
A5		16		29	A 13
A6		17		28	A 12
A7		18		27	A 11
A8		19		26	A 10
A9	-	20		25	NC NC
NC		21		24	NC NC
NC		22		23	■ NC

Figure 3. 44-pin TSOP II pinout, Single Chip Enable with ERR - CY7C1049GE^[5, 6]

i i	-			1
NC 🗖	1	-	44	NC I
NC 🗖	2		43	NC I
A0 🗖	3		42	■ NC
A1 🗖	4		41	A 18
A2 🗖	5		40	A 17
A3 🗖	6		39	A 16
A4 🗖	7		38	A 15
/CE 🗖	8		37	I /OE
I/O0 🗖	9	44-pin TSOP	II 36	I /07
I/O1 🗖	10	44 pin 1001	^{''} 35	I /O6
VCC 🗖	11		34	■ vss
VSS 🗖	12		33	■ vcc
I/O2 🗖	13		32	I /O5
I/O3 🗖	14		31	I /04
/WE 🗖	15		30	A 14
A5 🗖	16		29	A 13
A6 🗖	17		28	A 12
A7 🗖	18		27	A 11
A8 🗖	19		26	A 10
A9 🗖	20		25	NC
NC 🗖	21		24	ERR
NC 🗖	22		23	■ NC

Notes5. NC pins are not connected internally to the die.6. ERR is an output pin.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage on V_{CC} relative to GND $^{[7]}$
DC voltage applied to outputs in HI-Z State $^{[7]}$ 0.5 V to V_{CC} + 0.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

DC input voltage $^{[7]}$
Current into outputs (in LOW state) 20 mA
Static discharge voltage (MIL-STD-883, Method 3015)>2001 V
Latch-up current

Operating Range

Grade	Ambient Temperature	V _{cc}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

Demonster	Deer		To at O an dition a	1	0 ns / 15 ı) ns / 15 ns	
Parameter	Desc	ription	Test Conditions	Min	Typ ^[8]	Max	Unit
V _{OH}	Output HIGH	1.65 V to 2.2 V	V _{CC} = Min, I _{OH} = -0.1 mA	1.4	_	_	V
	voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = -1.0 mA	2	_	_	
		2.7 V to 3.0 V	V _{CC} = Min, I _{OH} = -4.0 mA	2.2	_	-	
		3.0 V to 3.6 V	V _{CC} = Min, I _{OH} = -4.0 mA	2.4	_	-	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -4.0 mA	2.4	_	_	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -0.1mA	$V_{\rm CC} - 0.5^{[9]}$	_	_	
V _{OL}	Output LOW	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA	_	_	0.2	V
	voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA	_	-	0.4	
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA	_	_	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 8 mA	_	-	0.4	
V _{IH}	VIH Input HIGH	1.65 V to 2.2 V	_	1.4	-	$V_{CC} + 0.2^{[7]}$	V
voltage	voltage	2.2 V to 2.7 V	-	2	_	V _{CC} + 0.3 ^[7]	
		2.7 V to 3.6 V	_	2	-	V _{CC} + 0.3 ^[7]	
		4.5 V to 5.5 V	_	2	-	V _{CC} + 0.5 ^[7]	
V _{IL}	Input LOW	1.65 V to 2.2 V	-	-0.2 ^[7]	-	0.4	V
	voltage	2.2 V to 2.7 V	-	-0.3 ^[7]	-	0.6	
		2.7 V to 3.6 V	_	-0.3 ^[7]	-	0.8	
		4.5 V to 5.5 V	-	-0.5 ^[7]	-	0.8	
I _{IX}	Input leakage c	urrent	$GND \leq V_{IN} \leq V_{CC}$	-1	-	+1	μA
I _{OZ}	Output leakage	current	$GND \leq V_{OUT} \leq V_{CC}$, Output disabled	-1	-	+1	μA
I _{CC}			Max V_{CC} , $I_{OUT} = 0$ mA, $f = 100$ MHz CMOS levels		38	45	mA
			CMOS levels f = 66.7 MH:	z –	-	40	
I _{SB1}	Automatic CE power-down current – TTL inputs		$\begin{array}{l} \text{Max V}_{\text{CC}}, \ \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \ \text{f} = \text{f}_{\text{MAX}} \end{array}$	-	_	15	mA
I _{SB2}	Automatic CE p current – CMOS	ower-down S inputs	Max V _{CC} , $\overline{CE} \ge V_{CC} - 0.2$ V, V _{IN} ≥ V _{CC} - 0.2 V or V _{IN} ≤ 0.2 V, f = 0.2 V		6	8	mA

Notes

7. $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.

8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V – 2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2V – 3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V – 5.5 V), T_A = 25 °C.

9. This parameter is guaranteed by design and not tested.



Capacitance


Parameter ^[10]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	10	10	pF
C _{OUT}	I/O capacitance	$V_{CC} = V_{CC(typ)}$	10	10	pF

Thermal Resistance

Parameter ^[10]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
- JA		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	68.85	°C/W
- 30	Thermal resistance (junction to case)		31.48	15.97	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms ^[11]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V _{TH}	0.9	1.5	1.5	V
V _{HIGH}	1.8	3	3	V

Notes

10. Tested initially and after any design or process changes that may affect these parameters.

11. Full-device AC operation assumes a 100- μ s ramp time from 0 to V_{CC(min)} and a 100- μ s wait time after V_{CC} stabilization.




Data Retention Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V _{DR}	V_{CC} for data retention		1	-	V
I _{CCDR}	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[13]},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$	_	8	mA
t _{CDR} ^[12]	Chip deselect to data retention time		0	-	ns
t _R ^[12, 13]	Operation recovery time	V _{CC} ≥ 2.2 V	10	-	ns
		V _{CC} < 2.2 V	15	-	ns

Data Retention Waveform

Figure 5. Data Retention Waveform^[13]



Notes

12. These parameters are guaranteed by design. 13. Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} \geq 100 µs or stable at V_{CC (min)} \geq 100 µs.



AC Switching Characteristics

Over the operating range of -40 °C to 85 °C

Parameter ^[14]	Description	10	ns	15	ns	11
Parameter 111	Description	Min	Max	Min	Max	– Unit
Read Cycle				•		•
t _{RC}	Read cycle time	10	_	15	_	ns
t _{AA}	Address to data / ERR valid	-	10	-	15	ns
t _{OHA}	Data / ERR hold from address change	3	_	3	_	ns
t _{ACE}	CE LOW to data / ERR valid	-	10	-	15	ns
t _{DOE}	OE LOW to data / ERR valid	-	4.5	-	8	ns
t _{LZOE}	OE LOW to low impedance ^[15]	0	_	0	_	ns
t _{HZOE}	OE HIGH to HI-Z ^[15]	-	5	-	8	ns
t _{LZCE}	CE LOW to low impedance ^[15]	3	_	3	_	ns
t _{HZCE}	CE HIGH to HI-Z ^[15]	-	5	-	8	ns
t _{PU}	CE LOW to power-up ^[16, 17]	0	_	0	_	ns
t _{PD}	CE HIGH to power-down ^[16, 17]	-	10	-	15	ns
Write Cycle [1]	7, 18]					•
t _{WC}	Write cycle time	10	-	15	-	ns
t _{SCE}	CE LOW to write end	7	-	12	_	ns
t _{AW}	Address setup to write end	7	-	12	_	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	-	0	_	ns
t _{PWE}	WE pulse width	7	_	12	_	ns
t _{SD}	Data setup to write end	5	-	8	_	ns
t _{HD}	Data hold from write end	0	-	0	_	ns
t _{LZWE}	WE HIGH to low impedance ^[15]	3	-	3	-	ns
t _{HZWE}	WE LOW to HI-Z ^[15]	-	5	_	8	ns

Notes

- 14. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \ge 3$ V) and $V_{CC}/2$ (for $V_{CC} \le 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \ge 3$ V) and 0 to V_{CC} (for $V_{CC} \le 3$ V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 4 on page 7, unless specified otherwise.
- 15. t_{HZOE}, t_{HZOE}, t_{HZOE}, t_{LZOE}, t_{LZOE}, and t_{LZWE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 4 on page 7. Transition is measured ±200 mV from steady state voltage.

16. These parameters are guaranteed by design and are not tested.


17. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{|L}$, $\overline{CE} = V_{|L}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

18. The minimum write cycle pulse width in Write Cycle No. 2 (WE Controlled, OE LOW) should be equal to sum of t_{DS} and t_{HZWE}.




Switching Waveforms

Figure 6. Read Cycle No. 1 of CY7C1049G (Address Transition Controlled) ^[19, 20]







Notes

19. The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$. 20. \overline{WE} is HIGH for the read cycle.



Switching Waveforms (continued)




Figure 8. Read Cycle No. 2 (OE Controlled) ^[21, 22]

 $\begin{array}{l} \textbf{Notes} \\ \textbf{21. WE} \text{ is HIGH for the read cycle.} \end{array}$

22. Address valid prior to or coincident with \overline{CE} LOW transition.



Switching Waveforms (continued)





Figure 9. Write Cycle No. 1 (CE Controlled) ^[23, 24]

Figure 10. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [23, 24, 25]




Notes 23. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

24. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.

25. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} .



Switching Waveforms (continued)



Notes

26. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write. 27. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.

28. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 29. During this period the I/Os are in output state. Do not apply input signals.



Truth Table

CE	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	X ^[30]	X ^[30]	HI-Z	Power down	Standby (I _{SB})
L	L	Н	Data out	Read all bits	Active (I _{CC})
L	Х	L	Data in	Write all bits	Active (I _{CC})
L	Н	Н	HI-Z	Selected, outputs disabled	Active (I _{CC})

ERR Output – CY7C1049GE

Output ^[31]	Mode			
0	Read operation, no single-bit error in the stored data.			
1	Read operation, single-bit error detected and corrected.			
HI-Z	Device deselected or outputs disabled or Write operation.			


Notes 30. The input voltage levels on these pins should be either at V_{IH} or $V_{IL}.$ 31. ERR pin is an output pin. It should be left floating when not used.



Ordering Information


Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V–3.6 V	CY7C1049G30-10VXI	51-85090	36-pin Molded SOJ	Industrial
		CY7C1049G30-10VXIT	51-85090	36-pin Molded SOJ, Tape and Reel	
		CY7C1049GE30-10ZSXI	51-85087	44-pin TSOP II, ERR output	
		CY7C1049GE30-10ZSXIT	51-85087	44-pin TSOP II, ERR output, Tape and Reel	
		CY7C1049G30-10ZSXI	51-85087	44-pin TSOP II	
		CY7C1049G30-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
15	1.65 V-2.2 V	CY7C1049G18-15ZSXI	51-85087	44-pin TSOP II	
		CY7C1049G18-15ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
10	4.5 V–5.5 V	CY7C1049G-10VXI	51-85090	36-pin Molded SOJ	
		CY7C1049G-10VXIT	51-85090	36-pin Molded SOJ, Tape and Reel	
		CY7C1049G-10ZSXI	51-85087	44-pin TSOP II	
		CY7C1049G-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	

Ordering Code Definitions






Package Diagrams





36 Lead (400 MIL) Molded SOJ V36





Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
MHz	megahertz
μA	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Documer	nt History	/ Page		
	Title: CY7C1 Number: 001		9GE, 4-Mbit (51	2K words × 8 bit) Static RAM with Error-Correcting Code (ECC)
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4685774	VINI	03/13/2015	New data sheet.
*A	4831087	NILE	07/10/2015	Updated Package Diagrams: Added spec 51-85090 *G (Figure 13). Removed spec 51-85082 *E. Removed spec 51-85150 *H.
*В	4968879	NILE	10/16/2015	Fixed typo in bookmarks.
*C	5020573	VINI	11/25/2015	Changed status from Preliminary to Final. Updated Pin Configurations: Removed figure "36-pin SOJ Single Chip Enable with ERR CY7C1049GE". Updated Ordering Information: Updated part numbers.
*D	5429076	NILE	09/07/2016	Updated Maximum Ratings: Updated Note 7 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to V_{OH} parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to V_{OH} parameter. Changed minimum value of V_{IH} parameter from 2.2 V to 2 V corresponding to Operating Range "4.5 V to 5.5 V". Updated Ordering Information: Updated part numbers. Updated to new template.
*E	5725349	AESATMP7	05/03/2017	Updated Cypress Logo and Copyright.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries thereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, under the software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-95412 Rev. *E