

# 64-Mbit (4M words × 16-bit) Static RAM with Error-Correcting Code (ECC)

#### **Features**

- Ultra-low standby current
  - □ Typical standby current: 6 µA
  - Maximum standby current: 38 µA
- High speed: 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction<sup>[1]</sup>
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Available in Pb-free 48-ball VFBGA package

#### **Functional Description**

CY62187G30 is a high-performance CMOS, low-power (MoBL<sup>®</sup>) SRAM device with embedded ECC<sup>[2]</sup>. This device is offered in Dual Chip Enable option.

To access a Dual Chip Enable device, assert both Chip Enable inputs –  $\overline{\text{CE}}_1$  as LOW and  $\text{CE}_2$  as HIGH.

To perform data writes, assert the Write Enable ( $\overline{\text{WE}}$ ) input LOW, and provide the data and address on the device data pins (I/O $_0$  through I/O $_1$ s) and address pins (A $_0$  through A $_2$ 1) respectively. The Byte High Enable ( $\overline{\text{BHE}}$ ) and Byte Low Enable ( $\overline{\text{BLE}}$ ) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified.  $\overline{\text{BHE}}$  controls I/O $_8$  through I/O $_1$ 5 and  $\overline{\text{BLE}}$  controls I/O $_0$  through I/O $_7$ .

To perform data reads, assert the Output Enable  $(\overline{OE})$  input and provide the required address on the address lines. You can access the read data on the I/O lines (I/O $_0$  through I/O $_{15}$ ). To perform byte accesses, assert the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of the data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a High-Z state when the device is deselected ( $\overline{CE}_1$  HIGH /  $\overline{CE}_2$  LOW for a Dual Chip Enable device), or the control signals are deasserted ( $\overline{OE}$ ,  $\overline{BLE}$ ,  $\overline{BHE}$ ).

These devices have a unique byte power-down feature where, when both Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to the standby mode irrespective of the state of the Chip Enables, thereby saving power.

CY62187G30 is available in a Pb-free 48-ball VFBGA package. See Logic Block Diagram – CY62187G30 on page 2.

For a complete list of related documentation, click here.

#### **Product Portfolio**

					С	urrent Con	sumption		
Product	-	Features and Options see Pin Configuration Range	V <sub>CC</sub> Range (V) Sp	Spood (ne)	Operating I <sub>CC</sub> , (mA)		Standby, I <sub>SB2</sub> (µA)		
Floudet	(see Pin Configuration – CY62187G30)	(**************************************		Speed (113)	f = f <sub>max</sub>				
					<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max	
CY62187G30	Dual Chip Enable	Industrial	2.2 V-3.6 V	55	40	55	6	38	

#### Notes


- 1. SER FIT rate <0.1 FIT/Mb. Refer to AN88889 for details.
- 2. This device does not support automatic write-back on error detection.
- 3. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25°C.

Cypress Semiconductor Corporation Document Number: 002-24731 Rev. \*A

Revised October 30, 2019



# Logic Block Diagram - CY62187G30









#### **Contents**


Pin Configuration - CY62187G30	4
Maximum Ratings	5
Operating Range	5
DC Electrical Characteristics	5
Capacitance	6
Thermal Resistance	6
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	
Truth Table - CY62187G30	

Ordering Information	14
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	18
Cypress Developer Community	
Technical Support	



# Pin Configuration - CY62187G30

Figure 1. 48-ball VFBGA Pinout (Dual Chip Enable) – CY62187G30 [4]



- 4. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration
- 5. Tie the BYTE pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 2M × 16 SRAM. The 48-pin TSOP I package can also be used as a 4M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 4M × 8 configuration, pin 45 is the extra address line A21, while BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be left floating.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65°C to + 150°C Ambient temperature

with power applied .......55°C to + 125°C

Supply voltage 

DC input voltage <sup>[6]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

### **Operating Range**

Grade	Ambient Temperature	<b>V</b> cc <sup>[7]</sup>	
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

# **DC Electrical Characteristics**

Over the operating range of -40°C to 85°C

D	Description Test Conditions			55 ns		Unit			
Parameter	Des	scription	Test Conditions		Min	Typ [8]	Max	Unit	
V	Output HIGH 2.2 V to 2.7 V		$V_{CC}$ = Min, $I_{OH}$ = -0.1 mA		2.0	_	-		
V <sub>OH</sub>	voltage	2.7 V to 3.6 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 mA		2.4	_	-		
V	Output LOW	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		_	_	0.4		
V <sub>OL</sub>	voltage	2.7 V to 3.0 V VCC = WIII, IOL = 2.1 IIIA		_	_	0.4	V		
\/	Input HIGH	2.2 V to 2.7 V	-		1.8	_	V <sub>CC</sub> + 0.3	V	
V <sub>IH</sub>	voltage <sup>[6]</sup>	2.7 V to 3.6 V	-		2.0	_	V <sub>CC</sub> + 0.3		
	Input LOW	2.2 V to 2.7 V	-		-0.3	_	0.6		
V <sub>IL</sub>	voltage <sup>[6]</sup>	2.7 V to 3.6 V	-		-0.3	_	0.8		
I <sub>IX</sub>	Input leakage	current	urrent $GND \le V_{IN} \le V_{CC}$		-1.0	_	+1.0		
l <sub>OZ</sub>	Output leakag	je current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled			_	+1.0	μA	
I <sub>CC</sub>	V <sub>CC</sub> operating	g supply current		f = 22.22 MHz (45 ns)	_	40	55.0	mA	
			CiviO3 levels	f = 1 MHz	_	15	38.0		
I <sub>SB1</sub> <sup>[11]</sup>	Automatic Po Current – CM V <sub>CC</sub> = 2.2 V to	OS Inputs;	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2  \text{V} \text{ or } \text{CE}_2 \le 0.2  \text{V}$ or $(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge \text{V}_{\text{CC}} - 0.2  \text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2  \text{V},  \text{V}_{\text{IN}} \le 0.2  \text{V},$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only)},$ $\text{f} = 0  (\overline{\text{OE}},  \text{and}  \overline{\text{WE}}),  \text{V}_{\text{CC}} = \text{V}_{\text{CC}(\text{max})}$		ı	12.0	38.0	μА	
			0 0 V	_	_	_	_	-	
			$\overline{CE}_1 \ge V_{CC} - 0.2V$ or	_	_	_	-		
			$CE_2 \le 0.2 \text{ V or}$	_	_	_	_		
I <sub>SB2</sub> <sup>[11]</sup>	Automatic Power-down Current – CMOS Inputs V <sub>CC</sub> = 2.2 V to 3.6 V		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V},$ $f = 0, V_{CC} = V_{CC(max)}$	-	-	6.0	38.0	μΑ	

- Notes

  6. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.

  7. Full device AC operation assumes a 100-μs ramp time from 0 to V<sub>CC</sub> (min) and 400-μs wait time after V<sub>CC</sub> stabilizes to its operational value.

  8. Indicates the value for the center of distribution at 3.0 V, 25°C and not 100% tested.

  9. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and BYTE must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  10. The I<sub>SB2</sub> maximum limits at 25 °C, 40 °C, and 70 °C are guaranteed by design and not 100% tested.



# Capacitance


Parameter [11]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T. = 25 °C f = 1 MHz V = V	15.0	pF
C <sub>OUT</sub>	Output capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	15.0	pF

### **Thermal Resistance**

Parameter	r [11] Description	Test Conditions	48-ball VFBGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer	82.6	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	printed circuit board	10.8	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V
V <sub>HIGH</sub>	2.5	3.0	V

**Note**11. Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[12]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention	-	1.5	_	_	V
I <sub>CCDR</sub> <sup>[13, 14]</sup>	Data retention current	$\begin{split} 2.2 \text{ V} < \text{V}_{CC} \leq 3.6 \text{ V} \\ \overline{\text{CE}}_1 \geq \text{V}_{CC} - 0.2 \text{ V or CE}_2 \leq 0.2 \text{ V} \\ \text{or } (\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \geq \text{V}_{CC} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \text{ V} \\ 1.5 \text{ V} \leq \text{V}_{CC} \leq 2.2 \text{ V}, \\ \overline{\text{CE}}_1 \geq \text{V}_{CC} - 0.2 \text{ V or CE}_2 \leq 0.2 \text{ V} \\ \text{or } (\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \geq \text{V}_{CC} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \text{ V} \end{split}$	-	6.0	38.0 48.0	μА
t <sub>CDR</sub> <sup>[15]</sup>	Chip deselect to data retention time	-	0.0	_	-	_
t <sub>R</sub> <sup>[15, 16]</sup>	Operation recovery time	-	55.0	_	_	ns

#### **Data Retention Waveform**

Figure 3. Data Retention Waveform [17]



- 12. Indicates the value for the center of distribution at 3.0 V, 25°C and not 100% tested.
- 13. Chip Enables ( $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ ) and  $\overline{\text{BYTE}}$  must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- 14.  $I_{CCDR}$  is guaranteed only after the device is first powered up to  $V_{CC(min)}$  and then brought down to  $V_{DR}$ .
- 15. These parameters are guaranteed by design and are not tested.
- 16. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 400 μs or stable at V<sub>CC(min)</sub> ≥ 400 μs.

  17. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Parameter [18]	December 41 and	55	Unit		
Parameter [10]	Description -	Min	Max	Unit	
Read Cycle			•	1	
t <sub>RC</sub>	Read cycle time	55.0	_	ns	
t <sub>AA</sub>	Address to data valid / Address to ERR valid	_	55.0	ns	
t <sub>OHA</sub>	Data hold from address change / ERR hold from address change	10.0	_	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid / CE LOW to ERR valid	_	55.0	ns	
t <sub>DOE</sub>	OE LOW to data valid / OE LOW to ERR valid	_	25.0	ns	
t <sub>LZOE</sub>	OE LOW to low Z <sup>[19, 20]</sup>	5.0	_	ns	
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[19, 20, 21]</sup>	_	18.0	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to low Z <sup>[19, 20]</sup>	10.0	_	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High-Z <sup>[19, 20, 21]</sup>	_	18.0	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[22]</sup>	0.0	_	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[22]</sup>	_	55.0	ns	
t <sub>DBE</sub>	BLE / BHE LOW to data valid	_	55.0	ns	
t <sub>LZBE</sub>	BLE / BHE LOW to low Z <sup>[19]</sup>	5.0	_	ns	
t <sub>HZBE</sub>	BLE / BHE HIGH to High-Z <sup>[19, 21]</sup>	_	18.0	ns	
Write Cycle [23, 24]			•	1	
t <sub>WC</sub>	Write cycle time	55.0	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	40.0	_	ns	
t <sub>AW</sub>	Address setup to write end	40.0	_	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	_	ns	
t <sub>PWE</sub>	WE pulse width	40.0	_	ns	
t <sub>BW</sub>	BLE / BHE LOW to write end	40.0	_	ns	
t <sub>SD</sub>	Data setup to write end	25.0	_	ns	
t <sub>HD</sub>	Data hold from write end	0.0	_	ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[19, 20, 21]</sup>	_	18.0	ns	
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[19, 20]</sup>	10.0	-	ns	

<sup>18.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$ V). Test conditions for the read cycle use the output loading shown in Figure 2 on page 6, unless specified otherwise.

<sup>19.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZCE</sub>, t<sub>HZDE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device. 20. Tested initially and after any design or process changes that may affect these parameters. 21. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

<sup>22.</sup> These parameters are guaranteed by design and are not tested.

<sup>23.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that

<sup>24.</sup> The minimum write cycle pulse width for Write Cycle No. 1 (WE Controlled, OE LOW) should be equal to the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 of CY62187G30 (Address Transition Controlled)  $^{[25,\,26]}$ 






Figure 5. Read Cycle No. 1 of CY62177GE30 (Address Transition Controlled)  $^{[25,\ 26]}$ 



Notes 25. The device is continuously selected.  $\overline{OE} = V_{|L}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  or  $\overline{BLE}$ , or both =  $V_{|L}$ . 26. WE is HIGH for read cycle.



#### Switching Waveforms (continued)







Figure 7. Write Cycle No. 1 (WE Controlled, OE LOW) [28, 30, 31, 32]



- 27.  $\overline{\text{WE}}$  is HIGH for read cycle.
- 28. For all Dual Chip Enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 29. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.
- 30. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE, or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 31. Data I/O is in the High-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 32. During this period, the I/Os are in the output state. Do not apply input signals.
- 33. The minimum write cycle pulse width should be equal to the sum of  $t_{\mbox{\scriptsize HZWE}}$  and  $t_{\mbox{\scriptsize SD}}$ .



# Switching Waveforms (continued)




Figure 8. Write Cycle No. 2 (CE Controlled) [34, 35, 36]

<sup>34.</sup> For all Dual Chip Enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

<sup>35.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write. Any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

36. Data I/O is in the High-Z state if CE = V<sub>IH</sub>, or OE = V<sub>IH</sub>, or BHE, and/or BLE = V<sub>IH</sub>.

<sup>37.</sup> During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 4 ( $\overline{\rm BHE/BLE}$  Controlled,  $\overline{\rm OE}$  LOW)  $^{[38,\ 39,\ 40]}$ 





Figure 10. Write Cycle No. 5 (WE Controlled) [38, 39, 40]



<sup>38.</sup> For all Dual Chip Enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>39.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write. Any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>40.</sup> Data I/O is in the High-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

<sup>41.</sup> During this period, the I/Os are in output state. Do not apply input signals.



### Truth Table - CY62187G30

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[42]</sup>	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[42]</sup>	L	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[42]</sup>	X <sup>[42]</sup>	Х	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )

Note

Document Number: 002-24731 Rev. \*A


<sup>42.</sup> The 'X' (Don't care) state for the Chip Enables refers to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins are not permitted.



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	Operating Range
55	2.2 V-3.6 V	CY62187G30-55BAXI	001-50044	48-ball VFBGA	Dual Chip Enable	Industrial
		CY62187G30-55BAXIT				


### **Ordering Code Definitions**





# **Package Diagram**

Figure 11. 48L FBGA 8 × 9.5 × 1.4 MM BK48L Package Outline, 001-50044



2. ALL DIMENSIONS ARE IN MILLIMETERS

001-50044 \*D



# **Acronyms**

**Table 1. Acronyms Used in this Document** 

Acronym	Description		
BHE	Byte High Enable		
BLE	Byte Low Enable		
CE	Chip Enable		
CMOS	Complementary metal oxide semiconductor		
I/O	Input/output		
ŌĒ	Output Enable		
SRAM	Static random access memory		
TSOP	Thin small outline package		
VFBGA	Very fine-pitch ball grid array		
WE	Write Enable		

# **Document Conventions**

#### **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

Document Title: CY62187G30 MoBL, 64-Mbit (4M words × 16-bit) Static RAM with Error-Correcting Code (ECC) Document Number: 002-24731							
Rev.	ECN	Submission Date	Description of Change				
**	6270829	08/16/2018	New datasheet				
*A	6714290	10/30/2019	Updated maximum standby current value in Features, Product Portfolio, and DC Electrical Characteristics.  Updated Icc maximum value in Product Portfolio and DC Electrical Characteristics.  Updated Icc @ 1MHz maximum value in DC Electrical Characteristics.  Updated Data Retention Characteristics.  Added Thermal Resistance values.  Added Package Diagram spec 001-50044.				



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2018-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthrorized access to or use of a Cypress product. CYPRESS DES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.