

KOE

JDI Group

Kaohsiung Opto-Electronics Inc.

FOR MESSRS : _____

DATE : Nov. 6th, 2013

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

TX14D23VM5BPA

Contents

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX14D23VM5BPA-3	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX14D23VM5BPA-3	2-1/1
3	GENERAL DATA	7B64PS 2703-TX14D23VM5BPA-3	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX14D23VM5BPA-3	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX14D23VM5BPA-3	5-1/1
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX14D23VM5BPA-3	6-1/2~2/2
7	BLOCK DIAGRAM	7B64PS 2707-TX14D23VM5BPA-3	7-1/1
8	RELIABILITY TESTS	7B64PS 2708-TX14D23VM5BPA-3	8-1/1
9	LCD INTERFACE	7B64PS 2709-TX14D23VM5BPA-3	9-1/7~7/7
10	OUTLINE DIMENSIONS	7B64PS 2710-TX14D23VM5BPA-3	10-1/2~2/2
11	TOUCH PANEL	7B64PS 2711-TX14D23VM5BPA-3	11-1/2~2/2
12	APPEARANCE STANDARD	7B64PS 2712-TX14D23VM5BPA-3	12-1/4~4/4
13	PRECAUTIONS	7B64PS 2713-TX14D23VM5BPA-3	13-1/2~2/2
14	DESIGNATION OF LOT MARK	7B64PS 2714-TX14D23VM5BPA-3	14-1/1

ACCEPTED BY: _____

PROPOSED BY: 

2. RECORD OF REVISION

DATE	SHEET No.	SUMMARY																
Sep.18,'13	7B64PS 2711- TX14D23VM5BPA-2 PAGE 11-1/2	<p>11.2 ELECTRICAL CHARACTERISTICS Revised :</p> <table border="1" data-bbox="684 293 1367 418"> <thead> <tr> <th colspan="2">Item</th> <th>Specification</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Circuit resistance</td> <td>X- axis</td> <td>350 Ω ~1070 Ω</td> </tr> <tr> <td>Y-axis</td> <td>210 Ω ~560 Ω</td> </tr> </tbody> </table> <p style="text-align: center;">↓</p> <table border="1" data-bbox="684 465 1367 591"> <thead> <tr> <th colspan="2">Item</th> <th>Specification</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Circuit resistance</td> <td>X- axis</td> <td>320 Ω ~970 Ω</td> </tr> <tr> <td>Y-axis</td> <td>220 Ω ~695 Ω</td> </tr> </tbody> </table>	Item		Specification	Circuit resistance	X- axis	350 Ω ~1070 Ω	Y-axis	210 Ω ~560 Ω	Item		Specification	Circuit resistance	X- axis	320 Ω ~970 Ω	Y-axis	220 Ω ~695 Ω
Item		Specification																
Circuit resistance	X- axis	350 Ω ~1070 Ω																
	Y-axis	210 Ω ~560 Ω																
Item		Specification																
Circuit resistance	X- axis	320 Ω ~970 Ω																
	Y-axis	220 Ω ~695 Ω																
Nov.6,'13	7B64PS 2710- TX14D23VM5BPA-3 PAGE 10-1/2	<p>10. OUTLINE DIMENSIONS Deleted the dimension "0.20±0.15" of T/P FPC interface.</p>																

3. GENERAL DATA

3.1 DISPLAY FEATURES

This module is a 5.7" VGA of 4:3 format amorphous silicon TFT. The pixel format is vertical stripe and sub pixels are arranged as R(red), G(green), B(blue) sequentially. This display is RoHS compliant, and COG (chip on glass) technology and LED backlight are applied on this display.

Part Name	TX14D23VM5BPA
Module Dimensions	131.0(W) mm x 102.2(H) mm x 9.1(D) mm typ.
LCD Active Area	115.2(W) mm x 86.4(H) mm
Dot Pitch	0.06 x 3(R, G, B)(W) x 0.18(H) mm
Resolution	640 x 3(RGB)(W) x 480(H) dots
Color Pixel Arrangement	R, G, B Vertical stripe
LCD Type	Transmissive Color TFT; Normally White
Display Type	Active Matrix
Number of Colors	262k Colors
Backlight	27 LEDs (3 serial x 9 parallel)
Weight	145g typ.
Interface	C-MOS; 18-bit RGB; 40 pins
Power Supply Voltage	3.3V for LCD; 12V for Backlight
Power Consumption	528mW for LCD ; 2.16W for Backlight
Viewing Direction	Super Wide Version
Touch Panel	4-wire resistive type; Film on Glass; Antiglare surface

4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	V_{DD}	0	7.0	V	-
Input Voltage of Logic	V_I	-0.3	$V_{DD}+0.3$	V	Note 1
Operating Temperature	Top	-20	70	°C	Note 2
Storage Temperature	Tst	-30	80	°C	Note 2

Note 1: The rating is defined for the signal voltages of the interface such as DE, Hsync, Vsync, CLK and RGB data bus.

Note 2: The maximum rating is defined as above based on the chamber temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:

- Background color, contrast and response time would be different in temperatures other than 25°C.
- Operating under high temperature will shorten LED lifetime.

5. ELECTRICAL CHARACTERISTICS

5.1 LCD CHARACTERISTICS

$T_a = 25\text{ }^\circ\text{C}$, $V_{SS} = 0\text{V}$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks
Power Supply Voltage	V_{DD}	-	3.0	3.3	3.6	V	-
Input Voltage of Logic	V_I	"H" level	$0.7V_{DD}$	-	V_{DD}	V	Note 1
		"L" level	V_{SS}	-	$0.3V_{DD}$		
Power Supply Current	I_{DD}	-	-	160	250	mA	Note 2
Vsync Frequency	f_v	-	-	60	67	Hz	-
Hsync Frequency	f_H	-	30.96	31.5	32.1	KHz	-
DCLK Frequency	f_{CLK}	-	24.4	25.2	27.3	MHz	-

Note 1: The rating is defined for the signal voltages of the interface such as DE, Hsync, Vsync, CLK and RGB data bus.

Note 2: An all black check pattern is used when measuring I_{DD} , f_v is set to 60 Hz.

Note 3: 0.4A fuse is applied in the module for I_{DD} . For display activation and protection purpose, power supply is recommended larger than 1.0A to start the display and break fuse once any short circuit occurred.

5.2 BACKLIGHT CHARACTERISTICS

$T_a = 25\text{ }^\circ\text{C}$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks
LED Input Voltage	V_{LED}	Backlight Unit	11.5	12.0	12.5	V	Note1
LED Forward Current	I_{LED}	Backlight Unit	-	180	-	mA	-
LED Lifetime	-	180 mA	-	40K	-	hrs	Note 2

Note 1: Fig. 5.1 shows the LED backlight circuit. The circuit has 27 LEDs in total and R is $130\ \Omega$.

Note 2: The estimated lifetime is specified as the time to reduce 50% brightness by applying 180 mA at $25\text{ }^\circ\text{C}$.




Fig. 5.1

6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25 °C .
- In the dark room around 500~1000 lx, the equipment has been set for the measurements as shown in Fig 6.1.

$$T_a = 25 \text{ }^\circ\text{C}, f_v = 60 \text{ Hz}, V_{DD} = 3.3\text{V}$$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remarks	
Brightness of White	-	$\phi = 0^\circ, \theta = 0^\circ$, $I_{LED} = 180\text{mA}$	500	640	-	cd/m ²	Note 1	
Brightness Uniformity	-		70	-	-	%	Note 2	
Contrast Ratio	CR		200	400	-	-	Note 3	
Response Time (Rising + Falling)	Tr + Tf	$\phi = 0^\circ, \theta = 0^\circ$	-	50	-	ms	Note 4	
NTSC Ratio	-	$\phi = 0^\circ, \theta = 0^\circ$	-	50	-	%	-	
Viewing Angle	θ_x	$\phi = 0^\circ, CR \geq 10$	-	80	-	Degree	Note 5	
	$\theta_{x'}$	$\phi = 180^\circ, CR \geq 10$	-	80	-			
	θ_y	$\phi = 90^\circ, CR \geq 10$	-	80	-			
	$\theta_{y'}$	$\phi = 270^\circ, CR \geq 10$	-	80	-			
Color Chromaticity	Red	X	$\phi = 0^\circ, \theta = 0^\circ$	0.56	0.61	0.66	-	Note 6
		Y		0.31	0.36	0.41		
	Green	X		0.32	0.37	0.42		
		Y		0.52	0.57	0.62		
	Blue	X		0.10	0.15	0.20		
		Y		0.06	0.11	0.16		
	White	X		0.27	0.32	0.37		
		Y		0.29	0.34	0.39		

Note 1: The brightness is measured from the center point of the panel, P5 in Fig. 6.2, for the typical value.

Note 2: The brightness uniformity is calculated by the equation as below:

$$\text{Brightness uniformity} = \frac{\text{Min. Brightness}}{\text{Max. Brightness}} \times 100\%$$

, which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.




Fig. 6.1




Fig. 6.2

Note 3: The Contrast ratio is measured from the center point of the panel, P5, and defined as the following equation:

$$CR = \frac{\text{Brightness of White}}{\text{Brightness of Black}}$$

Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 90% brightness to 10% brightness when the data is from white to black. Oppositely, Falling time is the period from 10% brightness rising to 90% brightness.




Fig . 6.3

Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle ϕ is used to represent viewing directions, for instance, $\phi = 270^\circ$ means 6 o'clock, and $\phi = 0^\circ$ means 3 o'clock. Moreover, angle θ is used to represent viewing angles from axis Z toward plane XY.

The viewing direction of this display is 12 o'clock, which means that a photograph with gray scale would not be reversed in color and the brightness change would be less from this direction. However, the best contrast peak would be located at 6 o'clock.





Fig. 6.4

Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

7. BLOCK DIAGRAM



Note 1: Signals are DE, Hsync, Vsync, CLK and RGB data bus.

8. RELIABILITY TESTS

Test Item	Condition	
High Temperature	1) Operating 2) 70 °C	240 hrs
Low Temperature	1) Operating 2) -20 °C	240 hrs
High Temperature	1) Storage 2) 80 °C	240 hrs
Low Temperature	1) Storage 2) -30 °C	240 hrs
Heat Cycle	1) Operating 2) -30 °C ~80 °C 3) 3hrs~1hr~3hrs	240 hrs
Thermal Shock	1) Non-Operating 2) -35 °C ↔ 85 °C 3) 0.5 hr ↔ 0.5 hr	240 hrs
High Temperature & Humidity	1) Operating 2) 40 °C & 85%RH 3) Without condensation (Note 3)	240 hrs
Vibration	1) Non-Operating 2) 20~200 Hz 3) 2G 4) X, Y, and Z directions	1 hr for each direction
Mechanical Shock	1) Non-Operating 2) 10 ms 3) 50G 4) ±X, ±Y and ±Z directions	Once for each direction
ESD	1) Operating 2) Tip: 150 pF, 330 Ω 3) Air discharge for glass: ±8KV 4) Contact discharge for metal frame: ±8KV	1) Glass: 9 points 2) Metal frame: 8 points (Note 4)

Note 1: There is no display functionality failure occurred after the reliability tests.

Note 2: The display is not guaranteed for use in corrosive gas environments.

Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 40 °C, the humidity needs to be reduced as Fig. 8.1 shown.

Note 4: All pins of LCD interface (CN1) have been tested by ±100V contact discharge of ESD under non-operating condition.




Fig. 8.1

9. LCD INTERFACE

9.1 INTERFACE PIN CONNECTIONS

The display interface connector is FA5B040HP1R3000 made by JAE (Thickness: $0.3 \pm 0.05\text{mm}$; Pitch: $0.5 \pm 0.05\text{mm}$) and more details of the connector are shown in the section of outline dimension.

Pin assignment of LCD interface is as below:

Pin No.	Signal	Function	Pin No.	Signal	Function
1	V _{DD}	Power Supply for Logic	21	G4	Green Data
2	V _{DD}		22	G3	Green Data
3	UD	Vertical Display mode Control	23	V _{SS}	GND
4	LR	Horizontal Display mode Control	24	G2	Green Data
5	Vsync	Vertical synchronous signal	25	G1	Green Data
6	DE	Data Enable Signal	26	G0	Green Data (LSB)
7	V _{SS}	GND	27	V _{SS}	GND
8	CLK	Dot Clock	28	R5	Red Data (MSB)
9	V _{SS}	GND	29	R4	Red Data
10	Hsync	Horizontal synchronous signal	30	R3	Red Data
11	V _{SS}	GND	31	V _{SS}	GND
12	B5	Blue Data (MSB)	32	R2	Red Data
13	B4	Blue Data	33	R1	Red Data
14	B3	Blue Data	34	R0	Red Data (LSB)
15	V _{SS}	GND	35	NC	No Connection
16	B2	Blue Data	36	V _{SS}	GND
17	B1	Blue Data	37	NC	No Connection
18	B0	Blue Data (LSB)	38	NC	
19	V _{SS}	GND	39	NC	
20	G5	Green Data (MSB)	40	NC	

Note 1: Please refer to [9.5 SCAN DIRECTION](#) for the setting methods of UD, LR function.

Note 2: Synchronous or DE mode would be automatically selected when signal input.

The backlight interface connector is BHR-03VS-1 made by JAE, and pin assignment of backlight is as below:

Pin No.	Signal	Level	Function
1	V _{LED+}	-	Power Supply for LED
2	NC	-	No connection
3	V _{LED-}	-	GND

9.2 TIMING CHART

A. SYNCHRONOUS MODE (DE grounded)




Fig. 9.1 Horizontal Timing of Synchronous Mode

Note 1: CLK's falling edge is the time to latch data and count ($thp + thb$), therefore, data sending and Hsync's falling edge should start when CLK's rise edge.




Fig. 9.2 Vertical Timing of Synchronous Mode

Note 2: Vsync's falling edge needs to start with Hsync's falling edge simultaneously to count ($tvb + tvb$).

B. DE MODE (Hsync & Vsync grounded)




Fig. 9.3 Horizontal Timing of DE Mode




Fig. 9.4 Vertical Timing of DE Mode

C. CLOCK AND DATA INPUT TIMING




Fig. 9.5 Setup & Hold Time of Data and DE signal.




Fig. 9.6 Setup & Hold Time of Hsync and Vsync signal

9.3 TIMING TABLE

The column of timing sets including minimum, typical, and maximum as below are based on the best optical performance, frame frequency (Vsync) = 60Hz to define.

A. SYNCHRONOUS MODE

	Item	Symbol	Min.	Typ.	Max.	Unit
Hsync	CLK Frequency	fclk	24.4	25.2	27.3	M Hz
	Display Data	thd	640	640	640	CLK
	Cycle Time	th	788	800	850	
	Pulse Width	thp	5	30	-	
	Pulse Width and Back Porch	thp + thb	144	144	144	
	Front Porch	thf	4	16	66	
Vsync	Display Line	tvd	480	480	480	H
	Cycle Time	tv	516	525	535	
	Pulse Width	tvp	1	3	-	
	Pulse Width and Back Porch	tvp + tvb	35	35	35	
	Front Porch	tvf	1	10	20	

B. DE MODE

	Item	Symbol	Min.	Typ.	Max.	Unit
Horizontal	CLK Frequency	fclk	24.4	25.2	27.3	M Hz
	Display Data	thd	640	640	640	CLK
	Cycle Time	th	788	800	850	
Vertical	Display Data	tvd	480	480	480	H
	Cycle Time	tv	516	525	535	

C. CLOCK AND DATA INPUT TIMING

	Item	Symbol	Min.	Typ.	Max.	Unit
CLK	Duty	Tcwh	40	50	60	%
	Cycle Time	Tcph	-	39.68	-	ns
Vsync	Setup Time	Tvsu	10	-	-	
	Hold Time	Tvhd	10	-	-	
Hsync	Setup Time	Thsu	10	-	-	
	Hold Time	Thhd	10	-	-	
Data	Setup Time	Tdsu	10	-	-	
	Hold Time	Tdhd	10	-	-	
DE	Setup Time	Tesu	10	-	-	
	Hold Time	Tehd	10	-	-	

9.4 POWER SEQUENCE





Fig. 9.7 Power Sequence Timing

Note 1: In order to avoid any damages, V_{DD} has to be applied before all other signals. The opposite is true for power off where V_{DD} has to be remained on until all other signals have been switch off. The recommended time period is 1 second.

Note 2: In order to avoid showing uncompleted patterns in transient state. It is recommended that switching the backlight on is delayed for 1 second after the signals have been applied. The opposite is true for power off where the backlight has to be switched off 1 second before the signals are removed.

9.5 SCAN DIRECTION

Scan direction is available to be switched as below by setting CN1's UD & LR pin.



UD : H ; LR : H



UD : H ; LR : L



UD : L ; LR : H




UD : L ; LR : L

9.6 DATA INPUT for DISPLAY COLOR

	COLOR & Gray Scale	Data Signal																	
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Red	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Green	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Blue	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1


10. OUTLINE DIMENSIONS

10.1 FRONT VIEW




Scale : NTS
Unit : mm

10.2 REAR VIEW



Recommended design rule for CN1 FPC



Note 1) CN1 : FA5B040HP1R3000
 CN2 : BHR-03VS-1(JST)

Scale : NTS
 Unit : mm

11. TOUCH PANEL

The type of touch panel used on this display is resistive, analog, 4-wire and film on glass, and more characteristics are shown as below:

11.1 OPERATING CONDITIONS

Item	Specification	Remarks
Operating Voltage	DC 5V	DC 7V Max.
Operating Current	20 mA	-

11.2 ELECTRICAL CHARACTERISTICS

Item	Specification	Remarks
Circuit resistance	X-axis	320 Ω ~970 Ω
	Y-axis	220 Ω ~695 Ω
Insulation Resistance	X-Y	>20MΩ
Linearity	X	≤ ± 1.5%
	Y	≤ ± 1.5%
Chattering	≤ 10 ms	-

Note 1: The test conditions and equipments of linearity are as below:

- Material of pen: poly-acetal resin
- End shape: R 0.8 mm
- Test force: 150 gf
- Pitch: 10 mm
- Test area is shown in Fig. 11.1




Fig. 11.1




Fig. 11.2

As shown in Fig. 11.2, applying voltage meter to measure V_a , V_b and V_{xm} , where V_a is the maximum voltage in the active area; V_b is the minimum voltage in the active area; V_{xm} is the measured voltage of point x selected by random. Afterwards, the linearity can be calculated by following equation:

$$Linearity = \frac{|V_{xi} - V_{xm}|}{V_a - V_b} \times 100\%$$

where V_{xi} is the idea voltage of point x .

The method to measure the linearity of Y-axis is the same as above.

11.3 MECHANICAL CHARACTERISTICS

Item	Specification	Remarks	
Activation force	Finger	1.2N Max.	End shape: R8.0 mm
	Pen	1.2N Max.	End shape: R0.8 mm
Surface Hardness	3H	JIS K 5400	

11.4 OPTICAL CHARACTERISTICS

Item	Specification	Remarks
Transmittance	77%	-

11.5 SAFETY AND ATTENTIONS

- 1) Do not put heavy shock or stress on the touch panel.
- 2) Please use soft cloth or absorbent cotton with ethanol to clean the touch panel by gently wiping. Moreover, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the touch panel's surface.
- 3) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean the display's surface.
- 4) UV protection is recommended to avoid the possibility of performance degrading when touch panel is likely applied under UV environment for a long period of time.

12. APPEARANCE STANDARD

The appearance inspection is performed in a dark room around 500~1000 lx based on the conditions as below:

- The distance between inspector's eyes and display is 30 cm.
- The viewing zone is defined with angle θ shown in Fig. 12.1 The inspection should be performed within 45° when display is shut down. The inspection should be performed within 5° when display is power on.




Fig. 12.1

12.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 3 areas as shown in Fig.12.2 for appearance specification in next section. A zone is the LCD active area (dot area); B zone is the area, which extended 1 mm out from LCD active area; C zone is the area between B zone and metal frame.

In terms of housing design, B zone is the recommended window area customers' housing should be located in.




Fig. 12.2

12.2 LCD APPEARANCE SPECIFICATION

The specification as below is defined as the amount of unexpected phenomenon or material in different zones of LCD panel. The definitions of length, width and average diameter using in the table are shown in Fig. 12.3 and Fig. 12.4.

Item	Criteria				Applied zone
Scratches	Length (mm)	Width (mm)	Maximum number	Minimum space	A,B
	Ignored	$W \leq 0.02$	Ignored	-	
	$L \leq 40$	$0.02 < W \leq 0.04$	10	-	
	$L \leq 20$	$W \leq 0.04$	10	-	
Dent	Serious one is not allowed				A
Wrinkles in polarizer	Serious one is not allowed				A
Bubbles on polarizer	Average diameter (mm)		Maximum number		A
	$D \leq 0.2$		Ignored		
	$0.2 < D \leq 0.3$		12		
	$0.3 < D \leq 0.5$		3		
	$0.5 < D$		none		
1) Stains 2) Foreign Materials 3) Dark Spot	Filamentous (Line shape)				A,B
	Length (mm)	Width (mm)	Maximum number		
	$L \leq 2.0$	$W \leq 0.03$	Ignored		
	$L \leq 3.0$	$0.03 < W \leq 0.05$	6		
	$L \leq 2.5$	$0.05 < W \leq 0.1$	1		
	Round (Dot shape)				A,B
	Average diameter (mm)	Maximum number	Minimum Space		
	$D < 0.2$	Ignored	-		
	$0.2 \leq D < 0.3$	10	10mm		
	$0.3 \leq D < 0.4$	5	30mm		
	$0.4 \leq D$	none	-		
	In total	Filamentous + Round=10			
	Those wiped out easily are acceptable				
	Dot-Defect (Note 1)			Type	Maximum number
Bright dot-defect		1 dot	4		
		2 adjacent dot	1		
		3 adjacent dot or above	Not allowed		
		In total	5		
Dark dot-defect		1 dot	5		
		2 adjacent dot	2		
		3 adjacent dot or above	Not allowed		
		In total	7		
In total		12			




Fig 12.3





Fig 12.4

Note 1: The definitions of dot defect are as below:

- The defect area of the dot must be bigger than half of a dot.
- For bright dot-defect, showing black pattern, the dot's brightness must be over 30% brighter than others.
- For dark dot-defect, showing white pattern, the dot's brightness must be under 70% darker than others.
- The definition of 1-dot-defect is the defect-dot, which is isolated and no adjacent defect-dot.
- The definition of adjacent dot is shown as Fig. 12.5.
- The Density of dot defect is defined in the area within diameter $\phi = 20\text{mm}$.



The dots colored gray are adjacent to defect-dot A.




Fig. 12.5

12.3 TOUCH PANEL APPEARANCE SPECIFICATION

The specification as below is defined by the amount of unexpected material in different zones of touch panel.

Item	Criteria			Applied zone
Scratches	Width (mm)	Length (mm)	Maximum number	A,B
	$W > 0.1$	$L \geq 10$	Not allowed	
	$0.10 \geq W > 0.05$	$L < 10$	4 pcs max.	
	$0.05 \geq W$	$L < 10$	Ignored	
Foreign Materials	Filamentous (Line shape)			A,B
	Width (mm)	Length (mm)	Maximum number	
	$0.10 \geq W > 0.05$	$3 < L$	Not allowed	
	$0.05 \geq W$	$L \leq 3$	Ignored	
	Round (Dot shape)			A,B
	Average diameter (mm)		Maximum number	
	$D > 0.35$		Not allowed	
	$0.35 \geq D > 0.25$		6 pcs max.	
$D \leq 0.25$		Ignored	A,B	

The limitation of glass flaw occurred on touch panel is defined in the table as below.

Item	Specifications	
Edge flaw		$X \leq 5.0 \text{ mm}$ $Y \leq 3.0 \text{ mm}$ $Z \leq \text{Thickness}$
Corner flaw		$X \leq 3.0 \text{ mm}$ $Y \leq 3.0 \text{ mm}$ $Z \leq \text{Thickness}$
Progressive flaw		Not allowed

13. PRECAUTIONS

13.1 PRECAUTIONS of MOUNTING

1) Please refer to Fig. 13.1 for housing the display with touch panel into applications. The Fig. 13.1 shows some points as below:

- The cushion needs to be designed between housing and touch panel in order to avoid unexpected pressure to cause any wrong reactions, and the cushion should be located in the insulated area.
- The housing should not cover the active area of touch panel as the figure shown.




Fig 13.1

13.2 PRECAUTIONS of ESD

- 1) Before handling the display, please ensure your body has been connected to ground to avoid any damages by ESD. Also, do not touch display's interface directly when assembling.
- 2) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

13.3 PRECAUTIONS of HANDLING

- 1) In order to keep the appearance of display in good condition, please do not rub any surfaces of the displays by sharp tools harder than 3H, especially touch panel, metal frame and polarizer.
- 2) Please do not stack the displays as this may damage the surface. In order to avoid any injuries, please avoid touching the edge of the glass or metal frame and wore gloves during handling.
- 3) Touching the polarizer or terminal pins with bare hand should be avoided to prevent staining and poor electrical contact.
- 4) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display's surfaces.
- 5) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping. Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the display's surface, especially polarizer.
- 6) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid color fading or any permanently damages.

- 7) Maximum pressure to the surface of the display must be less than 1.96×10^4 Pa. If the area of adding pressure is less than 1 cm^2 , the maximum pressure must be less than 1.96N.

13.4 PRECAUTIONS OF OPERATING

- 1) Please input signals and voltages to the displays according to the values defined in the section of electrical characteristics to obtain the best performance. Any voltages over than absolute maximum rating will cause permanent damages to this display. Also, any timing of the signals out of this specification would cause unexpected performance.
- 2) When the display is operating at significant low temperature, the response time will be slower than it at 25 C° . In high temperature, the color will be slightly dark and blue compared to original pattern. However, these are temperature-related phenomenon of LCD and it will not cause permanent damages to the display when used within the operating temperature.
- 3) The use of screen saver or sleep mode is recommended when static images are likely for long periods of time. This is to avoid the possibility of image sticking.
- 4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no bigger than $\pm 100 \text{ mV}$.

13.5 PRECAUTIONS of STORAGE

If the displays are going to be stored for years, please be aware the following notices.

- 1) Please store the displays in a dark room to avoid any damages from sunlight and other sources of UV light.
- 2) The recommended long term storage temperature is between $10 \text{ C}^\circ \sim 35 \text{ C}^\circ$ and 55%~75% humidity to avoid causing bubbles between polarizer and LCD glasses, and polarizer peeling from LCD glasses.
- 3) It would be better to keep the displays in the container, which is shipped from KOE, and do not unpack it.
- 4) Please do not stick any labels on the display surface for a long time, especially on the polarizer.

14. DESIGNATION of LOT MARK

1) The lot mark is showing in Fig.14.1. First 4 digits are used to represent production lot, T represented made in Taiwan, and the last 6 digits are the serial number.




Fig. 14.1

2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Year	Lot Mark
2013	3
2014	4
2015	5
2016	6
2017	7

Month	Lot Mark	Month	Lot Mark
Jan.	01	Jul.	07
Feb.	02	Aug.	08
Mar.	03	Sep.	09
Apr.	04	Oct.	10
May	05	Nov.	11
Jun.	06	Dec.	12

Week	Lot Mark
1~7 days	1
8~14 days	2
15~21 days	3
22~28 days	4
29~31 days	5

3) Except letters I and O, revision number will be shown on lot mark and following letters A to Z.

4) The location of the lot mark is on the back of the display shown in Fig. 14.2.



Fig. 14.2