

Product Change Notification - SYST-06VGLW594

Date:

07 Nov 2019

Product Category:

Linear Op Amps

Affected CPNs:



Notification subject:

Data Sheet - 2.3V to 5.5V Micropower Bi-CMOS Op Amps (MCP616/7/8/9)

Notification text:

SYST-06VGLW594

Microchip has released a new Product Documents for the 2.3V to 5.5V Micropower Bi-CMOS Op Amps (MCP616/7/8/9) of devices. If you are using one of these devices please read the document located at 2.3V to 5.5V Micropower Bi-CMOS Op Amps (MCP616/7/8/9).

Notification Status: Final

Description of Change:

1) Updated Section 6.0 " Packaging Information ".

Impacts to Data Sheet: None

Reason for Change: To Improve Manufacturability

Change Implementation Status: Complete

Date Document Changes Effective: 07 Nov 2019

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A Attachment(s):

2.3V to 5.5V Micropower Bi-CMOS Op Amps (MCP616/7/8/9)

Please contact your local <u>Microchip sales office</u> with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN home page</u> select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

MCP6141-E/MS

MCP6141-E/P

MCP6141-E/SN

MCP6141-E/SNVAO

MCP6141-I/MS

MCP6141-I/P

MCP6141-I/SN

MCP6141T-E/MS

MCP6141T-E/OT

MCP6141T-E/OTV01

MCP6141T-E/OTVAO

MCP6141T-E/SN

MCP6141T-I/MS

MCP6141T-I/SN

MCP6142-E/MS

MCP6142-E/MSVAO

MCP6142-E/P

MCP6142-E/SN

MCP6142-I/MS

MCP6142-I/P

MCP6142-I/SN

MCP6142/W

MCP6142T-E/MS

MCP6142T-E/MSVAO

MCP6142T-E/SN

MCP6142T-I/MS

MCP6142T-I/SN

MCP6143-E/MS

MCP6143-E/P

MCP6143-E/SN

MCP6143-I/MS

MCP6143-I/P

MCP6143-I/SN

MCP6143T-E/CH

MCP6143T-E/MS

MCP6143T-E/SN

MCP6143T-I/MS

MCP6143T-I/SN

MCP6144-E/P

MCP6144-E/SL

MCP6144-E/ST

MCP6144-I/P

MCP6144-I/SL

MCP6144-I/ST

MCP6144T-E/SL

MCP6144T-E/ST

Date: Wednesday, November 06, 2019

SYST-06VGLW594 - Data Sheet - 2.3V to 5.5V Micropower Bi-CMOS Op Amps (MCP616/7/8/9)

MCP6144T-E/STVAC
MCP6144T-I/SL
MCP6144T-I/ST
MCP616-I/MS
MCP616-I/P
MCP616-I/SN
MCP616T-I/MS
MCP616T-I/SN
MCP617-I/MS
MCP617-I/P
MCP617-I/SN
MCP617T-I/MS
MCP617T-I/SN
MCP618-I/MS
MCP618-I/P
MCP618-I/SN
MCP618T-I/MS
MCP618T-I/SN
MCP619-I/P
MCP619-I/SL
MCP619-I/SLB21
MCP619-I/SLVAO

MCP619-I/ST MCP619T-I/SL MCP619T-I/SLB21 MCP619T-I/SLVAO MCP619T-I/ST



2.3V to 5.5V Micropower Bi-CMOS Op Amps

Features

- Low Input Offset Voltage: ±150 μV (maximum)
- Low Noise: 2.2 μV_{P-P} (typical, 0.1 Hz to 10 Hz)
- · Rail-to-Rail Output
- · Low Input Offset Current: 0.3 nA (typical)
- Low Quiescent Current: 25 μA (maximum)
- · Power Supply Voltage: 2.3V to 5.5V
- · Unity Gain Stable
- Chip Select (CS) Capability: MCP618
- Industrial Temperature Range: -40°C to +85°C
- · No Phase Reversal
- · Available in Single, Dual and Quad Packages


Typical Applications

- · Battery Power Instruments
- · Weight Scales
- · Strain Gauges
- · Medical Instruments
- · Test Equipment

Design Aids

- · SPICE Macro Models
- · Microchip Advanced Part Selector (MAPS)
- Mindi™ Circuit Designer & Simulator
- · Analog Demonstration and Evaluation Boards
- · Application Notes

Input Offset Voltage




Description

The MCP616/7/8/9 family of operational amplifiers (op amps) from Microchip Technology Inc. are capable of precision, low-power, single-supply operation. These op amps are unity-gain stable, have low input offset voltage ($\pm 150~\mu V$, maximum), rail-to-rail output swing and low input offset current (0.3 nA, typical). These features make this family of op amps well suited for battery-powered applications.

The single MCP616, the single MCP618 with Chip Select ($\overline{\text{CS}}$) and the dual MCP617 are all available in standard 8-lead PDIP, SOIC and MSOP packages. The quad MCP619 is offered in standard 14-lead PDIP, SOIC and TSSOP packages. All devices are fully specified from -40°C to +85°C, with power supplies from 2.3V to 5.5V.

Package Types



NOTES:

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{DD} – V _{SS}
Current at Analog Input Pins (V $_{\text{IN+}}$ and V $_{\text{IN-}}$)±2 mA
Analog Inputs (V _{IN} + and V _{IN} -) †† V _{SS} – 0.3V to V _{DD} + 0.3V
All other Inputs and Outputs $V_{SS} - 0.3 \mbox{V}$ to V_{DD} + $0.3 \mbox{V}$
Difference Input Voltage $ V_{DD} - V_{SS} $
Output Short Circuit CurrentContinuous
Current at Output and Supply Pins±30 mA
Storage Temperature65°C to +150°C
Maximum Junction Temperature (T _J)+150°C
ESD Protection On All Pins (HBM; MM) \geq 4 kV; 400V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2 "Input Voltage and Current Limits".

DC ELECTRICAL CHARACTERISTICS

Davamatava	2 C r.ma	N#:	T	Mass	I I mita	Canditiana
Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Offset						
Input Offset Voltage	V _{os}	-150	_	+150	μV	
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$	_	±2.5	_	μV/°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
Power Supply Rejection	PSRR	86	105	_	dB	
Input Bias Current and Impedance						
Input Bias Current	Ι _Β	-35	-15	-5	nA	
At Temperature	I _B	-70	-21	_	nA	T _A = -40°C
At Temperature	I _B	_	-12	_	nA	T _A = +85°C
Input Offset Current	I _{OS}	_	±0.15	_	nA	
Common-mode Input Impedance	Z _{CM}	_	600 4	_	MΩ pF	
Differential Input Impedance	Z _{DIFF}	_	3 2	_	MΩ pF	
Common-mode					•	•
Common-mode Input Voltage Range	V _{CMR}	V_{SS}		V _{DD} – 0.9	V	
Common-mode Rejection Ratio	CMRR	80	100	_	dB	V _{DD} = 5.0V, V _{CM} = 0.0V to 4.1V
Open-Loop Gain	•					
DC Open-Loop Gain (large signal)	A _{OL}	100	120	_	dB	$R_L = 25 \text{ k}\Omega \text{ to } V_{DD}/2,$ $V_{OUT} = 0.05 \text{V to } V_{DD} - 0.05 \text{V}$
DC Open-Loop Gain (large signal)	A _{OL}	95	115	_	dB	$R_L = 5 \text{ k}\Omega \text{ to } V_{DD}/2,$ $V_{OUT} = 0.1 \text{V to } V_{DD} - 0.1 \text{V}$
Output	•					
Maximum Output Voltage Swing	V _{OL} , V _{OH}	V _{SS} + 15	_	V _{DD} - 20	mV	$R_L = 25 \text{ k}\Omega \text{ to } V_{DD}/2,$ 0.5V input overdrive
	V _{OL} , V _{OH}	V _{SS} + 45	_	V _{DD} - 60	mV	$R_L = 5 \text{ k}\Omega \text{ to } V_{DD}/2,$ 0.5V input overdrive
Linear Output Voltage Range	V _{OUT}	V _{SS} + 50	_	V _{DD} - 50	mV	R_L = 25 k Ω to $V_{DD}/2$, $A_{OL} \ge 100 \text{ dB}$
	V _{OUT}	V _{SS} + 100	_	V _{DD} - 100	mV	$R_L = 5 \text{ k}\Omega \text{ to } V_{DD}/2,$ $A_{OL} \ge 95 \text{ dB}$
Output Short Circuit Current	I _{SC}	_	±7	_	mA	V _{DD} = 2.3V
	I _{SC}	_	±17	_	mA	V _{DD} = 5.5V
Power Supply						
Supply Voltage	V _{DD}	2.3	_	5.5	V	
Quiescent Current per Amplifier	IQ	12	19	25	μA	I _O = 0

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +2.3V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{CM} = V_{DD} /2, $V_{OUT} \approx V_{DD}$ /2, $V_{DD} \approx V_{DD}$ /2 and V_{DD} /2 and V_{DD} /2 and V_{DD} /2 and V_{DD} /3.

L DD L F									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
AC Response	AC Response								
Gain Bandwidth Product	GBWP	_	190	_	kHz				
Phase Margin	PM	_	57	_	0	G = +1V/V			
Slew Rate	SR	_	0.08	_	V/µs				
Noise									
Input Noise Voltage	E _{ni}	_	2.2	_	μV _{P-P}	f = 0.1 Hz to 10 Hz			
Input Noise Voltage Density	e _{ni}	_	32	_	nV/√Hz	f = 1 kHz			
Input Noise Current Density	i _{ni}	_	70	_	fA/√Hz	f = 1 kHz			

MCP618 CHIP SELECT (CS) ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +2.3V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, V_{L} = 100 kΩ to $V_{DD}/2$ and V_{L} = 60 pF.

N 100 N22 to VDD/2 till O 00 pr.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
CS Low Specifications								
CS Logic Threshold, Low	V _{IL}	V _{SS}	1	0.2 V _{DD}	٧			
CS Input Current, Low	I _{CSL}	-1.0	0.01	_	μΑ	CS = V _{SS}		
CS High Specifications								
CS Logic Threshold, High	V _{IH}	0.8 V _{DD}	_	V _{DD}	V			
CS Input Current, High	I _{CSH}	_	0.01	2	μΑ	CS = V _{DD}		
GND Current	I _{SS}	-2	-0.05	_	μΑ	CS = V _{DD}		
Amplifier Output Leakage	I _{O(LEAK)}	_	10	_	nA	CS = V _{DD}		
CS Dynamic Specifications								
CS Low to Amplifier Output Turn-on Time	t _{ON}	_	9	100	μs	$\overline{\text{CS}} = 0.2 \text{V}_{\text{DD}} \text{ to V}_{\text{OUT}} = 0.9 \text{V}_{\text{DD}}/2,$ $G = +1 \text{ V/V}, R_{\text{L}} = 1 \text{ k}\Omega \text{ to V}_{\text{SS}}$		
CS High to Amplifier Output High-Z	t _{OFF}	_	0.1	_	μs	$\overline{\text{CS}} = 0.8 \text{V}_{\text{DD}} \text{ to V}_{\text{OUT}} = 0.1 \text{V}_{\text{DD}}/2,$ $G = +1 \text{ V/V}, R_{\text{L}} = 1 \text{ k}\Omega \text{ to V}_{\text{SS}}$		
CS Hysteresis	V _{HYST}	_	0.6	_	V	V _{DD} = 5.0V		




FIGURE 1-1: Timing Diagram for the $\overline{\text{CS}}$ Pin on the MCP618.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V _{DD} = +2.3V to +5.5V and V _{SS} = GND.										
Parameters	Sym	Min	Тур	Max	Units	Conditions				
Temperature Ranges	Temperature Ranges									
Specified Temperature Range	T _A	-40	_	+85	°C					
Operating Temperature Range	T _A	-40	_	+125	°C	Note 1				
Storage Temperature Range	T _A	-65	_	+150	°C					
Thermal Package Resistances										
Thermal Resistance, 8L-MSOP	$\theta_{\sf JA}$	_	211	_	°C/W					
Thermal Resistance, 8L-PDIP	θ_{JA}	_	89.3	_	°C/W					
Thermal Resistance, 8L-SOIC	θ_{JA}	_	149.5	_	°C/W					
Thermal Resistance, 14L-PDIP	θ_{JA}	_	70	_	°C/W					
Thermal Resistance, 14L-SOIC	θ_{JA}	_	95.3	_	°C/W					
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100		°C/W					

Note 1: The MCP616/7/8/9 operate over this extended temperature range, but with reduced performance. In any case, the Junction Temperature (T_J) must not exceed the Absolute Maximum specification of +150°C.

1.1 Test Circuits

The test circuits used for the DC and AC tests are shown in Figure 1-2 and Figure 1-3. The bypass capacitors are laid out according to the rules discussed in **Section 4.6 "Supply Bypass"**.




FIGURE 1-2: AC and DC Test Circuit for Most Non-Inverting Gain Conditions.




FIGURE 1-3: AC and DC Test Circuit for Most Inverting Gain Conditions.

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Input Offset Voltage at $V_{DD} = 5.5V$.




FIGURE 2-2: Input Offset Voltage at $V_{DD} = 2.3V$.




FIGURE 2-3: Input Bias Current at $V_{DD} = 5.5V$.




FIGURE 2-4: Input Offset Voltage Drift at $V_{DD} = 5.5V$.




FIGURE 2-5: Input Offset Voltage Drift at $V_{DD} = 2.3V$.




FIGURE 2-6: Input Offset Current at $V_{DD} = 5.5V$.




FIGURE 2-7: Input Offset Voltage vs. Ambient Temperature.




FIGURE 2-8: Quiescent Current vs. Ambient Temperature.




FIGURE 2-9: Maximum Output Voltage Swing vs. Ambient Temperature at $R_L = 5 \text{ k}\Omega$.




FIGURE 2-10: Input Bias, Offset Currents vs. Ambient Temperature.




FIGURE 2-11: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-12: Maximum Output Voltage Swing vs. Ambient Temperature at $R_L = 25 \text{ k}\Omega$.




FIGURE 2-13: Output Short Circuit Current vs. Ambient Temperature.




FIGURE 2-14: Slew Rate vs. Ambient Temperature.




FIGURE 2-15: Input Bias, Offset Currents vs. Common-mode Input Voltage.




FIGURE 2-16: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-17: Input Offset Voltage vs. Common-mode Input Voltage.




FIGURE 2-18: Input Offset Voltage vs. Output Voltage.




FIGURE 2-19: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-20: DC Open-Loop Gain vs. Load Resistance.




FIGURE 2-21: Gain-Bandwidth Product, Phase Margin vs. Load Resistance.




FIGURE 2-22: Output Voltage Headroom vs. Output Current Magnitude.




FIGURE 2-23: DC Open-Loop Gain vs. Power Supply Voltage.




FIGURE 2-24: Channel-to-Channel Separation vs. Frequency (MCP617 and MCP619 only).




FIGURE 2-25: Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-26: Input Noise Voltage, Current Densities vs. Frequency.




FIGURE 2-27: Small-Signal, Non-Inverting Pulse Response.




FIGURE 2-28: CMRR, PSRR vs. Frequency.




FIGURE 2-29: Maximum Output Voltage Swing vs. Frequency.




FIGURE 2-30: Small-Signal, Inverting Pulse Response.




FIGURE 2-31: Large-Signal, Non-Inverting Pulse Response.




FIGURE 2-32: Chip Select (\overline{CS}) to Amplifier Output Response Time (MCP618 only).




FIGURE 2-33: The MCP616/7/8/9 Show No Phase Reversal.




FIGURE 2-34: Large-Signal, Inverting Pulse Response.




FIGURE 2-35: Chip Select (CS) Internal Hysteresis (MCP618 only).




FIGURE 2-36: Measured Input Current vs. Input Voltage (below V_{SS}).

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP616	MCP617	MCP618	MCP619		
MSOP, PDIP, SOIC	MSOP, PDIP, SOIC	MSOP, PDIP, SOIC	PDIP, SOIC, TSSOP	Symbol	Description
6	1	6	1	V _{OUT} , V _{OUTA}	Output (op amp A)
2	2	2	2	V _{IN} -, V _{INA} -	Inverting Input (op amp A)
3	3	3	3	V _{IN} +, V _{INA} +	Non-inverting Input (op amp A)
7	8	7	4	V_{DD}	Positive Power Supply
_	5	_	5	V _{INB} +	Non-inverting Input (op amp B)
_	6	_	6	V _{INB} -	Inverting Input (op amp B)
_	7	_	7	V _{OUTB}	Output (op amp B)
_	_	_	8	V _{OUTC}	Output (op amp B)
_	_	_	9	V _{INC} -	Inverting Input (op amp C)
_	_	_	10	V _{INC} +	Non-inverting Input (op amp C)
4	4	4	11	V _{SS}	Negative Power Supply
_	_	_	12	V _{IND} +	Non-inverting Input (op amp D)
_	_	_	13	V _{IND} -	Inverting Input (op amp D)
_	_	_	14	V _{OUTD}	Output (op amp D)
_	_	8	_	CS	Chip Select
1, 5, 8	_	1, 5	_	NC	No Internal Connection

3.1 Analog Outputs

The output pins are low-impedance voltage sources.

3.2 Analog Inputs

The non-inverting and inverting inputs are high-impedance PNP inputs with low bias currents.

3.3 Chip Select Digital Input (CS)

This is a CMOS, Schmitt-triggered input that places the MCP618 op amp into a low-power mode of operation.

3.4 Power Supply Pins (V_{DD}, V_{SS})

The positive power supply (V_{DD}) is 2.3V to 5.5V higher than the negative power supply (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD}.

Typically, these parts are used in a single-supply (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need bypass capacitors.

NOTES:

4.0 APPLICATIONS INFORMATION

The MCP616/7/8/9 family of op amps is manufactured using Microchip's state-of-the-art CMOS process, which includes PNP transistors. These op amps are unity-gain stable and suitable for a wide range of general purpose applications.

4.1 Rail-to-Rail Inputs

4.1.1 PHASE REVERSAL

The MCP616/7/8/9 op amp is designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-36 shows the input voltage exceeding the supply voltage without any phase reversal.

4.1.2 INPUT VOLTAGE AND CURRENT

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize input bias current (I_B). The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS}. They also clamp any voltages that go too far above V_{DD}; their breakdown voltage is high enough to allow normal operation and low enough to bypass quick ESD events within the specified limits.




FIGURE 4-1: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these op amps, the circuit they are in must limit the currents and voltages at the V_{IN}^{+} and V_{IN}^{-} pins (see "Absolute Maximum Ratings †" at the beginning of Section 1.0 "Electrical Characteristics"). Figure 4-2 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins $(V_{IN}^{+}$ and $V_{IN}^{-})$ from going too far below ground, and the resistors R_1 and R_2 limit the possible current drawn out of the input pins. Diodes D_1 and D_2 prevent the input pins $(V_{IN}^{+}$ and $V_{IN}^{-})$ from going too far above V_{DD}^{-} , and dump any currents onto V_{DD}^{-} . When implemented as shown, resistors R_1 and R_2 also limit the current through D_1 and D_2 .




FIGURE 4-2: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of resistors R_1 and $\mathsf{R}_2.$ In this case, current through the diodes D_1 and D_2 needs to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins (V_{IN}+ and V_{IN}-) should be very small.

A significant amount of current can flow out of the inputs when the Common-mode voltage (V_{CM}) is below ground (V_{SS}) (see Figure 2-36). Applications that are high impedance may need to limit the usable voltage range.

4.1.3 NORMAL OPERATION

The inputs of the MCP616/7/8/9 op amps connect to a differential PNP input stage. The Common-mode input voltage range (V_{CMR}) includes ground in single-supply systems (V_{SS}), but does not include V_{DD}. This means that the amplifier input behaves linearly as long as the Common-mode input voltage (V_{CM}) is kept within the specified V_{CMR} limits (V_{SS} to V_{DD}–0.9V at +25°C).

4.2 DC Offsets

The MCP616/7/8/9 family of op amps have a PNP input differential pair that gives good DC performance. They have very low input offset voltage ($\pm 150~\mu V$, maximum) at $T_A = +25^{\circ}C$, with a typical bias current of -15 nA (sourced out of the inputs).

There must be a DC path to ground (or power supply) from both inputs, or the op amp will not bias properly. The DC resistances seen by the op amp inputs ($R_1||R_2$ and $R_4||R_5$ in Figure 4-3) need to be equal and less than 100 k Ω , to minimize the total DC offset.




FIGURE 4-3: Example Circuit for Calculating DC Offset.

To calculate the DC bias point and DC offset, convert the circuit to its DC equivalent:

- · Replace capacitors with open circuits
- · Replace inductors with short circuits
- · Replace AC voltage sources with short circuits
- · Replace AC current sources with open circuits
- Convert DC sources and resistances into their Thevenin equivalent form

The DC equivalent circuit for Figure 4-3 is shown in Figure 4-4.




FIGURE 4-4: Equivalent DC Circuit.

Now calculate the nominal DC bias point with offset:

EQUATION 4-1:

$$G_{N} = I + R_{2} / R_{1}$$

$$V_{OOS} = G_{N} [V_{OS} + I_{B} ((R_{1} || R_{2}) - R_{EQ}) - I_{OS} ((R_{1} || R_{2}) + R_{EQ}) / 2]$$

$$V_{CM} = V_{EQ} - (I_{B} + I_{OS} / 2) R_{EQ}$$

$$V_{OUT} = V_{EQ} (G_{N}) - V_{1} (G_{N} - I) + V_{OOS}$$
Where:
$$G_{N} = \text{op amp's noise gain (from the non-inverting input to the output)}$$

$$V_{OOS} = \text{circuit's output offset voltage}$$

$$V_{OS} = \text{op amp's input offset voltage}$$

$$I_{B} = \text{op amp's input offset current}$$

$$I_{OS} = \text{op amp's common-mode input voltage}$$

Use the worst-case specs and source values to determine the worst-case output voltage range and offset for your design. Make sure the Common-mode input voltage range and output voltage range are not exceeded.

4.3 Rail-to-Rail Output

There are two specifications that describe the output swing capability of the MCP616/7/8/9 family of op amps. The first specification (Maximum Output Voltage Swing) defines the absolute maximum swing that can be achieved under the specified load conditions. For instance, the output voltage swings to within 15 mV of the negative rail with a 25 k Ω load tied to V_{DD}/2. Figure 2-33 shows how the output voltage is limited when the input goes beyond the linear region of operation.

The second specification that describes the output swing capability of these amplifiers is the Linear Output Voltage Range. This specification defines the maximum output swing that can be achieved while the amplifier still operates in its linear region. To verify linear operation in this range, the large-signal DC Open-Loop Gain (A $_{\rm OL}$) is measured at points inside the supply rails. The measurement must meet the specified A $_{\rm OL}$ conditions in the specification table.

4.4 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., $> 60 \, \text{pF}$ when G = +1), a small series resistor at the output (R_{ISO} in Figure 4-5) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.




FIGURE 4-5: Output Resistor, R_{ISO} stabilizes large capacitive loads.

Figure 4-6 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N), where G_N is the circuit's noise gain. For non-inverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1+|Signal Gain| (e.g., -1 V/V gives G_N = +2 V/V).




FIGURE 4-6: Recommended R_{ISO} Values for Capacitive Loads.

After selecting $R_{\rm ISO}$ for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify $R_{\rm ISO}$'s value until the response is reasonable. Bench evaluation and simulations with the MCP616/7/8/9 SPICE macro model are helpful.

4.5 MCP618 Chip Select (CS)

The MCP618 is a single op amp with Chip Select (\overline{CS}). When \overline{CS} is pulled high, the supply current drops to 50 nA (typical) and flows through the \overline{CS} pin to V_{SS} . When this happens, the amplifier output is put into a high-impedance state. By pulling \overline{CS} low, the amplifier is enabled. The \overline{CS} pin has an internal 5 M Ω (typical) pull-down resistor connected to V_{SS} , so it will go low if the \overline{CS} pins is left floating. Figure 1-1 shows the output voltage and supply current response to a \overline{CS} pulse.

4.6 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm for good high-frequency performance. It may use a bulk capacitor (i.e., 1 μ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor is not required and can be shared with other analog parts.

4.7 Unused Op Amps

An unused op amp in a quad package (MCP619) should be configured as shown in Figure 4-7. These circuits prevent the output from toggling and causing crosstalk. Circuits A sets the op amp at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the op amp; the op amp buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.




FIGURE 4-7: Unused Op Amps.

4.8 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow, which is greater than the MCP616/7/8/9 family's bias current at 25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example is shown below in Figure 4-8.




FIGURE 4-8: Example Guard Ring Layout for Inverting Gain.

- 1. Non-inverting Gain and Unity Gain Buffer:
 - a) Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
 - b) Connect the guard ring to the inverting input pin (V_{IN}-). This biases the guard ring to the Common-mode input voltage.
- Inverting Gain and Transimpedance gain (convert current to voltage, such as photo detectors) amplifiers:
 - a) Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the op amp (e.g., V_{DD}/2 or ground).
 - b) Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

4.9 Application Circuits

4.9.1 HIGH GAIN PRE-AMPLIFIER

The MCP616/7/8/9 op amps are well suited to amplifying small signals produced by low-impedance sources/sensors. The low offset voltage, low offset current and low noise fit well in this role. Figure 4-9 shows a typical pre-amplifier connected to a low-impedance source (V_S and R_S).




FIGURE 4-9: High Gain Pre-amplifier.

For the best noise and offset performance, the source resistance R_S needs to be less than 15 k Ω . The DC resistances at the inputs are equal to minimize the offset voltage caused by the input bias currents (Section 4.2 "DC Offsets"). In this circuit, the DC gain is 10 V/V, which will give a typical bandwidth of 19 kHz.

4.9.2 TWO OP AMP INSTRUMENTATION AMPLIFIER

The two-op amp instrumentation amplifier shown in Figure 4-10 serves the function of taking the difference of two input voltages, level-shifting it and gaining it to the output. This configuration is best suited for higher gains (i.e., gain > 3 V/V). The reference voltage (V_{REF}) is typically at mid-supply ($V_{DD}/2$) in a single-supply environment.




FIGURE 4-10: Two-Op Amp Instrumentation Amplifier.

The key specifications that make the MCP616/7/8/9 family appropriate for this application circuit are low input bias current, low offset voltage and high Common-mode rejection.

4.9.3 THREE OP AMP INSTRUMENTATION AMPLIFIER

A classic, three-op amp instrumentation amplifier is illustrated in Figure 4-11. The two-input op amps provide differential signal gain and a Common-mode gain of +1. The output op amp is a difference amplifier, which converts its input signal from differential to a single-ended output; it rejects Common-mode signals at its input. The gain of this circuit is simply adjusted with one resistor (R_G). The reference voltage (V_{REF}) is typically referenced to mid-supply (V_{DD}/2) in single-supply applications.




FIGURE 4-11: Three-Op Amp Instrumentation Amplifier.

4.9.4 PRECISION GAIN WITH GOOD LOAD ISOLATION

In Figure 4-12, the MCP616 op amp, R_1 and R_2 provide a high gain to the input signal (V_{IN}). The MCP616's low offset voltage makes this an accurate circuit.

The MCP606 is configured as a unity-gain buffer. It isolates the MCP616's output from the load, increasing the high gain stage's precision. Since the MCP606 has a higher output current, and the two amplifiers are housed in separate packages, there is minimal change in the MCP616's offset voltage due to loading effect.




FIGURE 4-12: Precision Gain with Good Load Isolation.

NOTES:

5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP616/7/8/9 family of op amps.

5.1 SPICE Macro Model

The latest SPICE macro model for the MCP616/7/8/9 op amps is available on the Microchip website at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation over the temperature range. See the model file for information on its capabilities.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

5.2 Mindi™ Circuit Designer & Simulator

Microchip's Mindi™ Circuit Designer & Simulator aids in the design of various circuits useful for active filter, amplifier and power-management applications. It is a free online circuit designer & simulator available from the Microchip website at www.microchip.com/mindi. This interactive circuit designer & simulator enables designers to quickly generate circuit diagrams, simulate circuits. Circuits developed using the Mindi Circuit Designer & Simulator can be downloaded to a personal computer or workstation.

5.3 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Datasheets, Purchase, and Sampling of Microchip parts.

5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip website at www.microchip.com/analogtools.

Two of our boards that are especially useful are:

- P/N SOIC8EV: 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board
- P/N SOIC14EV: 14-Pin SOIC/TSSOP/DIP Evaluation Board

5.5 Application Notes

The following Microchip Application Notes are available on the Microchip website at www.microchip. com/appnotes and are recommended as supplemental reference resources.

ADN003: "Select the Right Operational Amplifier for your Filtering Circuits," DS21821

AN722: "Operational Amplifier Topologies and DC Specifications." DS00722

AN723: "Operational Amplifier AC Specifications and Applications," DS00723

AN884: "Driving Capacitive Loads With Op Amps," DS00884

AN990: "Analog Sensor Conditioning Circuits – An Overview," DS00990

These application notes and others are listed in the design guide:

"Signal Chain Design Guide," DS21825

NOTES:

6.0 PACKAGING INFORMATION

6.1 Package Marking Information



8-Lead PDIP (300 mil)




8-Lead SOIC (150 mil)








Examples:







Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Package Marking Information (Continued)



8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	N	II LLIMETER	S		
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α		1	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	-	0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D	3.00 BSC			
Foot Length	L	0.40	0.60	0.80	
Footprint	L1	0.95 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.08	-	0.23	
Lead Width	b	0.22	-	0.40	

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
 3. Dimensioning and tolerancing per ASME Y14.5M.
- - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ALTERNATE LEAD DESIGN (NOTE 5)



_		INCHES		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:


Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N	8				
Pitch	е		1.27 BSC			
Overall Height	Α	ı	ı	1.75		
Molded Package Thickness	A2	1.25	ı	ı		
Standoff §	A1	0.10	ı	0.25		
Overall Width	Е	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (Optional)	h	0.25	ı	0.50		
Foot Length	L	0.40	ı	1.27		
Footprint	L1		1.04 REF			
Foot Angle	φ	0°	ı	8°		
Lead Thickness	С	0.17	ı	0.25		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	- 1	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 2 $\,$

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER:	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev E

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	14		
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25		
Standoff §	A1	0.10 - 0.25		
Overall Width	Е	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25 - 0.50		
Foot Length	L	0.40 - 1.27		
Footprint	L1	1.04 REF		
Lead Angle	Θ	0°	-	ı
Foot Angle	φ	0° - 8°		
Lead Thickness	С	0.10 - 0.25		
Lead Width	b	0.31 - 0.51		
Mold Draft Angle Top	α	5° - 15°		
Mold Draft Angle Bottom	β	5° - 15°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 2 $\,$

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X14)	Х			0.60
Contact Pad Length (X14)	Υ			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2065-SL Rev D

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Li		MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		0.65 BSC		
Overall Height	Α	ı	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	Е	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)	1.00 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1	1.45		
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

MCP616/7/8/9

NOTES:

APPENDIX A: REVISION HISTORY

Revision D (November 2019)

The following is the list of modifications:

Updated Section 6.0 "Packaging Information".

Revision C (October 2008)

The following is the list of modifications:

- 1. Added Section 1.1 "Test Circuits".
- 2. Added Figure 2-36.
- Added Section 4.1.1 "Phase Reversal", Section 4.1.2 "Input Voltage and Current Limits", and Section 4.1.3 "Normal Operation".
- 4. Updated Figure 4-7.
- 5. Updated Section 5.0 "Design Aids".
- 6. Updated Section 6.0 "Packaging Information"

Revision B (April 2005)

The following is the list of modifications:

- Clarified specifications found in Section 1.0 "Electrical Characteristics".
- Updated Section 2.0 "Typical Performance Curves" and added input noise current density plot.
- 3. Added Section 3.0 "Pin Descriptions".
- Updated Section 4.0 "Applications Information".
- Updated the SPICE macro model and added information on the FilterLab software, in Section 5.0 "Design Aids".
- 6. Corrected package marking information (Section 6.0 "Packaging Information").
- 7. Added Appendix A: "Revision History".

Revision A (April 2001)

· Original Release of this Document.

M	C	P6	16	17	18	/ 9
IVI		·				-

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x /xx	Ex	amples:	
Device	Temperature Package Range	a)	MCP616-I/P:	Industrial Temperature, 8 lead PDIP.
	MODOVO	b)	MCP616-I/SN:	Industrial Temperature, 8 lead SOIC.
Device:	MCP616: MCP616T: Single Operational Amplifier Single Operational Amplifier (Tape and Reel for SOIC, MSOP) MCP617: MCP617T: Dual Operational Amplifier Use Operational Amplifier Dual Operational Amplifier	c)	MCP616T-I/MS:	Tape and Reel, Industrial Temperature, 8 lead MSOP.
	(Tape and Reel for SOIC and MSOP) MCP618: Single Operational Amplifier w/Chip Select (CS) MCP618T: Single Operational Amplifier w/Chip Select (CS)	a)	MCP617-I/MS:	Industrial Temperature, 8 lead MSOP.
	(Tape and Reel for SOIC and MSOP) MCP619: Quad Operational Amplifier MCP619T: Quad Operational Amplifier	b)	MCP617T-I/MS:	Tape and Reel, Industrial Temperature, 8 lead MSOP.
	(Tape and Reel for SOIC and TSSOP)	c)	MCP617-I/P:	Industrial Temperature, 8 lead PDIP.
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C$	a)	MCP618-I/SN:	Industrial Temperature, 8 lead SOIC.
P = Plastic SN = Plastic SL = Plastic	MS = Plastic MSOP, 8-lead P = Plastic DIP (300 mil Body), 8-lead, 14-lead SN = Plastic SOIC (3.90 mm body), 8-lead SL = Plastic SOIC (3.90 mm Body), 14-lead (MCP619)	b)	MCP618T-I/SN:	Tape and Reel, Industrial Temperature, 8 lead SOIC.
	ST = Plastic TSSOP (4.4mm Body), 14-lead (MCP619)	c)	MCP618-I/P:	Industrial Temperature, 8 lead PDIP.
		a)	MCP619T-I/SL:	Tape and Reel, Industrial Temperature, 14 lead SOIC.
		b)	MCP619T-I/ST:	Tape and Reel, Industrial Temperature, 14 lead TSSOP.
		c)	MCP619-I/P:	Industrial Temperature, 14 lead PDIP.

MCP616/7/8/9

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5224-9

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai

Tel: 86-21-3326-8000 China - Shenyang

Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820