

# Dual-core, highly secure, energy-efficient MCU

## K32 L3 MCU Family

Building on the success and wide adoption of the Kinetis MCU portfolio, the K32 L3 MCU family is designed to deliver a power-optimized implementation along with advanced security capabilities and protection from physical tamper events.

#### TARGET APPLICATIONS

- ▶ Building automation
  - Security and access control
  - Building control and monitoring
  - Building HVAC control
  - Secure applications
- ▶ Industrial
  - Factory automation
  - Robotics
- ▶ Smart home
  - Door locks
  - Smart thermostats
  - Lighting control
  - Security systems

#### **OVERVIEW**

The K32 L3 MCU family delivers significant improvements in power optimization and security advancements to address a wide range of industrial and IoT applications. The K32 L3 family provides new enhancements such as low-leakage, power-optimized peripherals, a DC-DC converter, and security features like authenticated boot, secure update and tamper detection pins.

The K32 L3 family includes a high-performance Arm®

Cortex®-M4 processor and an optional low-power Cortex-M0+

processor, ideal for applications that require a host MCU and

a low-power MCU. With up to 1.25 MB flash and up to 384 kB SRAM, the K32 L3 family offers ample memory resources to address different applications tasks in a small form factor, low-power, and highly secure design.

The introduction of the K32 L3 family is the start of a long line of MCUs which will further advance our security and power optimization to lead the market in next-generation, power-conscious and low-leakage applications.

Take advantage of the robust enablement to reduce development effort and speed time-to-market with NXP's comprehensive offering of development tools and MCUXpresso software providing an open-source software development kit (SDK), an easy-to-use integrated development environment (IDE) and a comprehensive suite of system configuration tools.

#### **ENABLEMENT**

- ▶ FRDM-K32L3A6 Freedom development board
- Support for NXP's MCUXpresso and IAR Embedded Workbench® IDEs
- ▶ Full integration with NXP's MCUXpresso SDK
- ▶ Support for multiple RTOSes including FreeRTOS™



#### **K32 L3 MCU FAMILY BLOCK DIAGRAM**

Arm® Co	ortex®-M4	LPIT 2x	LPTMR 3x	
	72 MHz	(4 Channel)	(32-bit)	
DSP, sFPU, I	NVIC, SysTick	TPM 2x	TPM 2x	
	<b>rtex-M0+</b> 72 MHz	(6 Channel)	(2 Channel)	
· · · · · · · · · · · · · · · · · · ·	Root, NVIC, Systick	Time Stamp Timer	Real-Time Clock	
		Communication a	and HMI Interfaces	
System	Control	EMVSIM	External Bus	
DMA	Trigger Multiplexer	FlexIO	GPIO	
System CLK Generator	Peripheral CLK CTRL	LP I <sup>2</sup> C 4x	SAI	
System PWR Management	Low-Leakage Wake-Up	SDHC	LP SPI 4x	
External Watchdog	Watchdog	LP UART 4x	USB	
Memory		Security		
FL/ Up to 1	ASH 1.25 MB	CAU	Tamper	
	AM 384 kB	CRC	Resource Domain CTRL	
Boot ROM 48 kB		Random NUM Generator		
Clocks		Analog		
LP FLL 48/72 MHz	SIRC 2/8 MHz	LP ADC (12-bit)	LP DAC (12-bit)	
FIRC 48/52/56/60 MHz	RTC OSC 32.768 kHz	Dual Output DC/DC	LP CMP 2x	
40/02/00/00 IVII IZ	02.700 KI IZ	Battery Monitor	Temperature Sensor	

#### **K32 L3 MCU FAMILY KEY FEATURES AND BENEFITS**

Features	Benefits					
Dual-Core Architecture	The dual-core feature (72 MHz Arm® Cortex®-M4 core and optional Cortex M0+ core) of this family makes it ideal for applications that require a high-performance host process to run the application and a low-power processor for low-throughput operations					
Large On-Chip Memory	Ample memory resources (with up to 1.25 MB flash, up to 384 kB SRAM and 48 kB ROM (Bootloader)) to fit different custom application code and data, reducing complex two-chip solutions to a single device					
	Resource Domain Controller for access control, system memory protection and peripheral isolation					
High Security	<ul> <li>Cryptographic subsystem that includes a dedicated core, dedicated instruction memory (IRAM and IROM) and dedicated data RAM for autonomous implementation of encryption, signing, and hashing algorithms including AES, DES, SHA, RSA and ECC</li> </ul>					
	Secure key management for storing and protecting sensitive security keys					
	• Wiping of the crypto subsystem memory, including security keys, upon sensing a security breach or physical tamper event					
Secure Boot	Built-in secure boot to assure only authorized and authenticated code runs in the device					
DC-DC Converter	Reduces the effective current consumption over standard bypass mode					
Analog	High-performance on-chip analog (ADC, DAC, CMP) for sensor aggregation and other sophisticated applications					
Small, High Pin-Count Packages	Large I/O capability in different packages including BGA, LQFP and QFN					
Comprehensive Enablement	Complete development hardware, software stacks, drivers and RTOS for easy design and fast time-to-market					

### **ORDERABLE PART NUMBERS**

Product		Memory		Core		Package
Part Number	Availability	Flash	SRAM	Cortex-M4	Cortex-M0+	Package
K32L3A60VPJ1A	Q3 2019	1.25 MB	384 kB	J	J	176 VFBGA 9 x 9 x 0.86mm 0.5mm pitch
K32L3A60VLQ1A	Q4 2019	1.25 MB	384 kB	J	J	144 LQFP 20 x 20 x 1.6 mm 0.5mm pitch
K32L3B50VLL1A	Q4 2020	1 MB	256 kB	J		100 LQFP 14 x 14 x 1.7mm 0.5mm pitch
K32L3B50VMC1A	Q4 2020	1 MB	256 kB	J		121 MBGA 8 x 8 x 1.4mm 0.65 mm pitch
K32L3B40VLL1A	Q4 2020	512 kB	128 kB	J		100 LQFP 14 x 14 x 1.7mm 0.5mm pitch
K32L3B40VFW1A	Q4 2020	512 kB	128 kB	1		64 QFN 9 x 9 x 0.85 mm 0.5 mm pitch