## PUSH-PULL FOUR CHANNEL DRIVER WITH DIODES

- 600mA OUTPUT CURRENT CAPABILITY PER CHANNEL
- 1.2A PEAK OUTPUT CURRENT (non repetitive) PER CHANNEL
- ENABLEFACILITY
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)
- INTERNAL CLAMP DIODES


## DESCRIPTION

The Device is a monolithic integrated high voltage, high current four channel driver designed to accept standard DTL or TTL logic levels and drive inductive loads (such as relays solenoides, DC and stepping motors) and switching power transistors.
To simplify use as two bridges each pair of channels is equipped with an enable input. A separate supply input is provided for the logic, allowing operation at a lower voltage and internal clamp diodes are included.
This device is suitable for use in switching applications at frequencies up to 5 kHz .


The L293D is assembled in a 16 lead plastic packaage which has 4 center pins connected together and used for heatsinking
The L293DD is assembled in a 20 lead surface mount which has 8 center pins connected together and used for heatsinking.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply Voltage | 36 | V |
| $\mathrm{~V}_{\mathrm{SS}}$ | Logic Supply Voltage | 36 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | Input Voltage | 7 | V |
| $\mathrm{~V}_{\text {en }}$ | Enable Voltage | 7 | V |
| $\mathrm{I}_{0}$ | Peak Output Current $(100 \mu \mathrm{~s}$ non repetitive $)$ | 1.2 | A |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {pins }}=90^{\circ} \mathrm{C}$ | 4 | W |
| $\mathrm{~T}_{\text {stg }}, \mathrm{T}_{\mathrm{j}}$ | Storage and Junction Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

PIN CONNECTIONS (Top view)


THERMAL DATA

| Symbol | Decription | DIP | SO | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th} \mathrm{h} \text {-pins }}$ | Thermal Resistance Junction-pins | max. | - | 14 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th} \mathrm{h} \text {-amb }}$ | Thermal Resistance junction-ambient | max. | 80 | $50\left({ }^{*}\right)$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th} j \text {-case }}$ | Thermal Resistance Junction-case | max. | 14 | - |  |

(*) With 6sq. cm on board heatsink.

ELECTRICAL CHARACTERISTICS (for each channel, $\mathrm{Vs}=24 \mathrm{~V}, \mathrm{Vss}=5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{S}$ | Supply Voltage (pin 10) |  | $\mathrm{V}_{\text {SS }}$ |  | 36 | V |
| $\mathrm{V}_{\text {SS }}$ | Logic Supply Voltage (pin 20) |  | 4.5 |  | 36 | V |
| Is | Total Quiescent Supply Current (pin 10) | $\mathrm{V}_{\mathrm{i}}=\mathrm{L} ; \mathrm{I}_{\mathrm{O}}=0 ; \mathrm{V}_{\text {en }}=\mathrm{H}$ |  | 2 | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{V}}=\mathrm{H} ; \mathrm{I}_{\mathrm{O}}=0 ; \mathrm{V}_{\text {en }}=\mathrm{H}$ |  | 16 | 24 | mA |
|  |  | $V_{\text {en }}=L$ |  |  | 4 | mA |
| Iss | Total Quiescent Logic Supply Current (pin 20) | $\mathrm{V}_{\mathrm{i}}=\mathrm{L} ; \mathrm{l}_{0}=0 ; \mathrm{V}_{\text {en }}=\mathrm{H}$ |  | 44 | 60 | mA |
|  |  | $\mathrm{V}_{\mathrm{i}}=\mathrm{H} ; \mathrm{l}_{0}=0 ; \mathrm{V}_{\text {en }}=\mathrm{H}$ |  | 16 | 22 | mA |
|  |  | $\mathrm{V}_{\text {en }}=\mathrm{L}$ |  | 16 | 24 | mA |
| VIL | Input Low Voltage (pin 2, 9, 12, 19) |  | -0.3 |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (pin 2, 9, 12, 19) | $\mathrm{V}_{\text {SS }} \leq 7 \mathrm{~V}$ | 2.3 |  | $\mathrm{V}_{\text {SS }}$ | V |
|  |  | $\mathrm{V}_{\text {SS }}>7 \mathrm{~V}$ | 2.3 |  | 7 | V |
| IIL | Low Voltage Input Current (pin $2,9,12,19)$ | $\mathrm{V}_{\mathrm{IL}}=1.5 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | High Voltage Input Current (pin $2,9,12,19)$ | $2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\text {SS }}-0.6 \mathrm{~V}$ |  | 30 | 100 | $\mu \mathrm{A}$ |
| $V_{\text {en }} \mathrm{L}$ | Enable Low Voltage (pin 1, 11) |  | -0.3 |  | 1.5 | V |
| $\mathrm{V}_{\text {en }} \mathrm{H}$ | Enable High Voltage (pin 1, 11) | $\mathrm{V}_{\mathrm{sS}} \leq 7 \mathrm{~V}$ | 2.3 |  | $\mathrm{V}_{\text {SS }}$ | V |
|  |  | $\mathrm{V}_{\text {SS }}>7 \mathrm{~V}$ | 2.3 |  | 7 | V |
| len L | Low Voltage Enable Current (pin 1, 11) | $\mathrm{V}_{\text {en }} \mathrm{L}=1.5 \mathrm{~V}$ |  | -30 | -100 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {en }}$ | High Voltage Enable Current (pin 1, 11) | $2.3 \mathrm{~V} \leq \mathrm{V}_{\text {en }} \leq \mathrm{V}_{\text {SS }}-0.6 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CE(sat) }}$ | Source Output Saturation Voltage (pins 3, 8, 13, 18) | $\mathrm{l}_{0}=-0.6 \mathrm{~A}$ |  | 1.4 | 1.8 | V |
| $\mathrm{V}_{\mathrm{CE} \text { (sat)L }}$ | Sink Output Saturation Voltage (pins 3, 8, 13, 18) | $\mathrm{l} \mathrm{l}=+0.6 \mathrm{~A}$ |  | 1.2 | 1.8 | V |
| $\mathrm{V}_{\mathrm{F}}$ | Clamp Diode Forward Voltage | $10=600 \mathrm{nA}$ |  | 1.3 |  | V |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time (*) | 0.1 to $0.9 \mathrm{~V}_{0}$ |  | 250 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time (*) | 0.9 to $0.1 \mathrm{~V}_{0}$ |  | 250 |  | ns |
| $\mathrm{t}_{\text {on }}$ | Turn-on Delay (*) | $0.5 \mathrm{~V}_{\mathrm{i}}$ to $0.5 \mathrm{~V}_{\mathrm{O}}$ |  | 750 |  | ns |
| $\mathrm{t}_{\text {off }}$ | Turn-off Delay (*) | $0.5 \mathrm{~V}_{\mathrm{i}}$ to $0.5 \mathrm{~V}_{\mathrm{o}}$ |  | 200 |  | ns |

(*) See fig. 1.

TRUTH TABLE (one channel)

| Input | Enable (*) | Output |
| :---: | :---: | :---: |
| H | H | H |
| L | H | L |
| H | L | Z |
| L |  |  |

$Z$ = High output impedance
(*) Relative to the considered channel

Figure 1: Switching Times


Figure 2: Junction to ambient thermal resistance vs. area on board heatsink (SO12+4+4 package)


msa $29301-4$

POWERDIP16 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 20.0 |  | 0.346 | 0.787 |
| E |  | 2.54 |  |  | 0.100 |  |
| e |  | 17.78 |  |  |  |  |
| e3 |  |  |  |  |  |  |
| F |  |  |  |  |  |  |
| I |  |  |  |  |  |  |
| L |  |  |  |  |  | 0.10 |
| Z |  |  |  |  |  | 0.280 |



SO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.2 | 0.004 |  | 0.008 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| c |  | 0.5 |  |  | 0.020 |  |
| c1 |  | 45 |  |  | 1.772 |  |
| D |  | 1 | 12.6 |  | 0.039 | 0.496 |
| E | 10 |  | 10.65 | 0.394 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| F |  | 1 | 7.4 |  | 0.039 | 0.291 |
| G | 8.8 |  | 9.15 | 0.346 |  | 0.360 |
| L | 0.5 |  | 1.27 | 0.020 |  | 0.050 |
| M |  |  | 0.75 |  |  | 0.030 |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as criticalcomponents in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1996 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

## PUSH-PULL FOUR CHANNEL DRIVERS

- OUTPUT CURRENT 1A PER CHANNEL
- PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive)
- INHIBIT FACILITY
- HIGH NOISE IMMUNITY
- SEPARATE LOGIC SUPPLY
- OVERTEMPERATURE PROTECTION


## DESCRIPTION

The L293B and L293E are quad push-pull drivers capable of delivering output currents to 1 A per channel. Each channel is controlled by a TTL-compatible logic input and each pair of drivers (a full bridge) is equipped with an inhibit input which turns off all four transistors. A separate supply input is provided for the logic so that it may be run off a lower voltage to reduce dissipation.
Additionally, the L293E has external connection of sensing resistors, for switchmode control.
The L293B and L293E are package in 16 and 20-pin plastic DIPs respectively; both use the four center pins to conduct heat to the printed circuit board.


## PIN CONNECTIONS



BLOCK DIAGRAMS


SCHEMATIC DIAGRAM

(*) In the L293 these points are not externally available. They are internally connected to the ground (substrate).

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{s}}$ | Supply Voltage | 36 | V |
| $\mathrm{~V}_{\text {ss }}$ | Logic Supply Voltage | 36 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | Input Voltage | 7 | V |
| $\mathrm{~V}_{\text {inh }}$ | Inhibit Voltage | 7 | V |
| $\mathrm{I}_{\text {out }}$ | Peak Output Current (non repetitive $\mathrm{t}=5 \mathrm{~ms}$ ) | 2 | A |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $\mathrm{T}_{\text {ground-pins }}=80^{\circ} \mathrm{C}$ | 5 | W |
| $\mathrm{~T}_{\text {stg }}, \mathrm{T}_{\mathrm{j}}$ | Storage and Junction Temperature | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL DATA

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :---: | :---: | :---: |
| $R_{\text {th } j \text { j-case }}$ | Thermal Resistance Junction-case | Max. | 14 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th } \mathrm{j} \text {-amb }}$ | Thermal Resistance Junction-ambient | Max. | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ELECTRICAL CHARACTERISTICS

For each channel, $\mathrm{V}_{\mathrm{S}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min. | TYp. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {s }}$ | Supply Voltage |  | $\mathrm{V}_{\text {ss }}$ |  | 36 | V |
| $\mathrm{V}_{\text {ss }}$ | Logic Supply Voltage |  | 4.5 |  | 36 | V |
| Is | Total Quiescent Supply Current | $\begin{array}{lll} V_{i}=L & I_{0}=0 & V_{\text {inh }}=H \\ V_{i}=H & I_{0}=0 & V_{\text {inh }}=H \\ V_{\text {inh }}=L \end{array}$ |  | $\begin{gathered} 2 \\ 16 \end{gathered}$ | 6 24 4 | mA |
| $\mathrm{I}_{\mathrm{ss}}$ | Total Quiescent Logic Supply Current | $\begin{array}{lll} \hline V_{i}=L & I_{0}=0 & V_{\text {inh }}=H \\ V_{i}=H & I_{0}=0 & V_{\text {inh }}=H \\ & & V_{\text {inh }}=L \end{array}$ |  | $\begin{aligned} & 44 \\ & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 60 \\ & 22 \\ & 24 \end{aligned}$ | mA |
| $\mathrm{V}_{\text {iL }}$ | Input Low Voltage |  | -03. |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{iH}}$ | Input High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{ss}} \leq 7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ss}}>7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.3 \\ & 2.3 \\ & \hline \end{aligned}$ |  | $\begin{gathered} V_{\mathrm{ss}} \\ 7 \end{gathered}$ | V |
| $\mathrm{I}_{\mathrm{i}}$ | Low Voltage Input Current | $\mathrm{V}_{\text {il }}=1.5 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{iH}}$ | High Voltage Input Current | $2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IH}} \leq \mathrm{V}_{\text {ss }}-0.6 \mathrm{~V}$ |  | 30 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {inhL }}$ | Inhibit Low Voltage |  | -0.3 |  | 1.5 | V |
| $\mathrm{V}_{\text {inhH }}$ | Inhibit High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{ss}} \leq 7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ss}}>7 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 2.3 \\ 2.3 \\ \hline \end{array}$ |  | $\begin{gathered} V_{\text {ss }} \\ \hline \end{gathered}$ | V |
| linhL | Low Voltage Inhibit Current | $\mathrm{V}_{\text {inhL }}=1.5 \mathrm{~V}$ |  | -30 | -100 | $\mu \mathrm{A}$ |
| linhH | High Voltage Inhibit Current | $2.3 \mathrm{~V} \leq \mathrm{V}_{\text {inh }} \leq \mathrm{V}_{\text {ss }}-0.6 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CEsath }}$ | Source Output Saturation Voltage | $\mathrm{I}_{0}=-1 \mathrm{~A}$ |  | 1.4 | 1.8 | V |
| $\mathrm{V}_{\text {CEsatL }}$ | Sink Output Saturation Voltage | $\mathrm{I}_{0}=1 \mathrm{~A}$ |  | 1.2 | 1.8 | V |
| $\mathrm{V}_{\text {SENS }}$ | Sensing Voltage (pins 4, 7, 14, 17) (**) |  |  |  | 2 | V |
| tr | Rise Time | 0.1 to $\left.0.9 \mathrm{~V}_{0}{ }^{*}\right)$ |  | 250 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | 0.9 to $\left.0.1 \mathrm{~V}_{0}{ }^{*}\right)$ |  | 250 |  | ns |
| ton | Turn-on Delay | $0.5 \mathrm{~V}_{\mathrm{i}}$ to $0.5 \mathrm{~V}_{0}\left({ }^{*}\right)$ |  | 750 |  | ns |
| toff | Turn-off Delay | $0.5 \mathrm{~V}_{\mathrm{i}}$ to $\left.0.5 \mathrm{~V}_{0}{ }^{*}\right)$ |  | 200 |  | ns |

* See figure 1
** Referred to L293E


## TRUTH TABLE

| $\mathrm{V}_{\mathrm{i}}$ (each channel) | $\mathrm{V}_{0}$ | $\mathrm{V}_{\text {inh }}{ }^{(\infty)}$ |
| :---: | :---: | :---: |
| H | H | H |
| L | \% | H |
| ${ }_{\text {H }}^{\text {L }}$ | $\begin{aligned} & X^{2}\left({ }^{\circ}\right) \\ & X\left({ }^{\circ}\right) \end{aligned}$ | L |

[^0](**) Relative to the considerate channel

Figure 1 : Switching Timers


Figure 2: Saturation voltage versus Output Current


Figure 4 : Sink Saturation Voltage versus Ambient Temperature


Figure 3 : Source Saturation Voltage versus Ambient Temperature


Figure 5 : Quiescent Logic Supply Current versus Logic Supply Voltage


Figure 6 : Output Voltage versus Input Voltage


## APPLICATION INFORMATION

Figure 8 : DC Motor Controls
(with connection to ground and to the supply voltage)


| Vinh | A | M1 | B | M2 |  |
| :---: | :---: | :--- | :---: | :--- | :---: |
| H | H | Fast Motor Stop | H | Run |  |
| H | L | Run | L | Fast Motor Stop |  |
| L | X | Free Running <br> Motor Stop | X | Free Running <br> Motor Stop |  |
| X $=$ Low Don't Care |  |  |  |  |  |

Figure 7 : Output Voltage versus Inhibit Voltage


Figure 9 : Bidirectional DC Motor Control


| Inputs | Function |  |
| :---: | :--- | :--- |
| $V_{\text {inh }}=\mathrm{H}$ | $\mathrm{C}=\mathrm{H} ; \mathrm{D}=\mathrm{L}$ | Turn Right |
|  | $\mathrm{C}=\mathrm{L} ; \mathrm{D}=\mathrm{H}$ | Turn Left |
|  | $\mathrm{C}=\mathrm{D}$ | Fast Motor Stop |
| $\mathrm{V}_{\text {inh }}=\mathrm{L}$ | $\mathrm{C}=\mathrm{X} ; \mathrm{D}=\mathrm{X}$ | Free Running <br> Motor Stop |
|  | $\mathrm{L}=$ Low |  | $\mathrm{H}=$ High |

Figure 10 :Bipolar Stepping Motor Control


Figure 11 :Stepping Motor Driver with Phase Current Control and Short Circuit Protection


## MOUNTING INSTRUCTIONS

The $\mathrm{R}_{\text {th }} \mathrm{j}$-amb of the L293B and the L293E can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board as shown in figure 12 or to an external heatsink (figure 13).

Figure 12 :Example of P.C. Board Copper Area which is Used as Heatsink


During soldering the pins temperature must not exceed $260^{\circ} \mathrm{C}$ and the soldering time must not be longer than 12 seconds.
The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 13 :External Heatsink Mounting Example (Rth $=30^{\circ} \mathrm{C} / \mathrm{W}$ )


DIP16 PACKAGE MECHANICAL DATA

| Dimensions | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.77 |  | 1.65 | 0.030 |  | 0.065 |
| b |  | 0.5 |  |  | 0.010 |  |
| b1 |  | 0.25 |  |  | 0.335 | 0.787 |
| D |  | 8.5 |  |  | 0.700 |  |
| E |  | 2.54 |  |  |  |  |
| e |  | 17.78 |  |  |  |  |
| e3 |  |  | 7.1 |  |  |  |
| F |  |  | 5.1 |  |  | 0.280 |
| L |  |  |  |  |  |  |
| Z |  |  |  |  |  |  |



POWERDIP (16+2+2) PACKAGE MECHANICAL DATA

| Dimensions | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.4 | 0.033 |  | 0.055 |
| b |  | 0.5 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.5 | 0.015 |  | 0.020 |
| D |  | 8.8 |  |  | 0.100 | 0.976 |
| E |  | 2.54 |  |  |  |  |
| e |  | 22.86 |  |  |  |  |
| P3 |  |  | 7.1 |  |  | 0.900 |
| F |  |  |  |  |  |  |
| Z |  |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

DUAL SWITCH-MODE SOLENOID DRIVER
PRELIMINARY DATA

- HIGH CURRENT CAPABILITY (up to 2.5A per channel)
- HIGH VOLTAGE OPERATION (up to 46V for power stage)
- HIGHEFFICIENCY SWITCHMODE OPERATION
- REGULATED OUTPUT CURRENT (adjustable)
- FEW EXTERNAL COMPONENTS
- SEPARATE LOGIC SUPPLY
- THERMAL PROTECTION


## DESCRIPTION

The L295 is a monolithic integrated circuit in a 15 lead Multiwatt ${ }^{\circledR}$ package; it incorporates all the functions for direct interfacing between digital circuitry and inductive loads. The L295 is designed to accept standard microprocessor logic levels at the inputs and can drive 2 solenoids. The output current is completely controlled by means of a switch-


## Multiwatt 15

ORDER CODE : L295
ing technique allowing very efficient operation. Furthermore, it includes an enable input and dual supplies (for interfacing with peripherals running at a higher voltage than the logic).
The L295 is particularly suitable for applications such as hammer driving in matrix printers, step motor driving and electromagnet controllers.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{s}}$ | Supply voltage | 50 | V |
| $\mathrm{~V}_{\mathrm{SS}}$ | Logic supply voltage | 12 | V |
| $\mathrm{~V}_{\mathrm{EN}}, \mathrm{V}_{\mathrm{i}}$ | Enable and input voltage | 7 | V |
| $\mathrm{~V}_{\text {ref }}$ | Reference voltage | 7 | V |
| Io | Peak output current (each channel) |  |  |
|  | - non repetitive $(\mathrm{t}=100 \mu \mathrm{sec})$ | 3 | A |
|  | - repetitive $\left(80 \%\right.$ on $-20 \%$ off; $\left.\mathrm{T}_{\mathrm{on}}=10 \mathrm{~ms}\right)$ | 2.5 | A |
|  | - DC operation | 2 | A |
| Ptot | Total power dissipation (at Tcase $=75^{\circ} \mathrm{C}$ | 25 | W |
| $\mathrm{Tstg}, \mathrm{Tj}$ | Storage and junction temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## APPLICATION CIRCUIT



CONNECTION DIAGRAM (top view)


## BLOCK DIAGRAM



THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {th-j-case }}$ | Thermal resistance junction-case | $\max$ | 3 |
| $\mathrm{R}_{\text {th-j-amb }}$ | Thermal resistance junction-ambient | $\max$ | 35 |

ELECTRICAL CHARACTERISTICS (Refer to the application circuit, $\mathrm{V}_{\mathrm{ss}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{s}}=36 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$; $\mathrm{L}=$ Low; $\mathrm{H}=$ High; unless otherwise specified)

| Symbol | Parameter | Test conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{s}}$ | Supply Voltage |  |  | 12 |  | 46 | V |
| $\mathrm{V}_{\text {ss }}$ | Logic Supply Voltage |  |  | 4.75 |  | 10 | V |
| $l_{d}$ | Quiescent drain current (from VSS) | $\mathrm{V}_{\text {S }}=46 \mathrm{~V} ; \mathrm{V}_{\text {i1 }}=\mathrm{V}_{\text {i2 }}=\mathrm{V}_{\text {EN }}=\mathrm{L}$ |  |  |  | 4 | mA |
| $\mathrm{I}_{\text {ss }}$ | Quiescent drain current (from VS) | $\mathrm{V}_{\text {SS }}=10 \mathrm{~V}$ |  |  |  | 46 | mA |
| $\mathrm{V}_{\mathrm{i} 1}, \mathrm{~V}_{\mathrm{i} 2}$ | Input Voltage |  | Low | -0.3 |  | 0.8 | V |
|  |  |  | High | 2.2 |  | 7 |  |
| Ven | Enable Input Voltage |  | Low | -0.3 |  | 0.8 | V |
|  |  |  | High | 2.2 |  | 7 |  |
| $\mathrm{l}_{\mathrm{i} 1}, \mathrm{l}_{\mathrm{i} 2}$ | Input Current |  | $\mathrm{V}_{\mathrm{i} 1}=\mathrm{V}_{\mathrm{i} 2}=\mathrm{L}$ |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{i} 1}=\mathrm{V}_{\mathrm{i} 2}=\mathrm{H}$ |  |  | 10 |  |
| $\mathrm{I}_{\mathrm{EN}}$ | Enable Input Current |  | $\mathrm{V}_{\mathrm{EN}}=\mathrm{L}$ |  |  | -100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{EN}}=\mathrm{H}$ |  |  | 10 |  |
| $\begin{aligned} & \mathrm{V}_{\text {ref1 }}, \\ & \mathrm{V}_{\text {ref2 }} \end{aligned}$ | Input Reference Voltage |  |  | 0.2 |  | 2 | V |
| $\begin{gathered} I_{\text {ref1 }}, \\ I_{\text {ref2 } 2 m} \end{gathered}$ | Input Reference Voltage |  |  |  |  | -5 | $\mu \mathrm{A}$ |
| Fosc | Oscillation Frequency | $\mathrm{C}=3.9 \mathrm{nF}$; | $\mathrm{R}=9.1 \mathrm{~K} \Omega$ |  | 25 |  | KHz |
| $\mathrm{Ip}_{\mathrm{p}}$ | Transconductance (each ch.) | $\mathrm{V}_{\text {ref }}=1 \mathrm{~V}$ |  | 1.9 | 2 | 2.1 | A/V |
| $V_{\text {ref }}$ |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {drop }}$ | Total output voltage drop (each channel) (*) | $\mathrm{I}_{0}=2 \mathrm{~A}$ |  |  | 2.8 | 3.6 | V |
| $V_{\text {sens } 1}$ <br> $V_{\text {sens2 }}$ | External sensing resistors voltage drop |  |  |  |  | 2 | V |

( ${ }^{*}$ ) $\mathrm{V}_{\text {drop }}=\mathrm{V}_{\text {CEsat }} \mathrm{Q} 1+\mathrm{V}_{\text {CEsat } \mathrm{Q} 2 .}$.

## APPLICATION CIRCUIT



D2, D4 $=2$ A High speed diodes
D1, D3 $=1$ A High speed diodes $\quad$ ) $\quad \mathrm{tr} \leq 200 \mathrm{~ns}$
$\mathrm{R} 1=\mathrm{R} 2=2 \Omega$
$\mathrm{L} 1=\mathrm{L} 2=5 \mathrm{mH}$

## FUNCTIONAL DESCRIPTION

The L295 incorporates two indipendent driver channals with separate inputs and outputs, each capable of driving an inductive load (see block diagram).
The device is controlled by three micriprocessor compatible digital inputs and two analog inputs.
These inputs are:
$\overline{\mathrm{EN}} \quad$ chip enable (digital input, active low), enables both channels when in the low state.
$\mathrm{V}_{\text {in1 }}$, $\mathrm{V}_{\text {in2 }}$ channel inputs (digital inputs, active high), enable each channel independently. A channel is actived when both EN and the appropriate channel input are active.
$\mathrm{V}_{\text {ref1 }}, \mathrm{V}_{\text {ref2 }}$ referce voltages (analog inputs), used to program the peak load currents. Peak load current is proportional to $\mathrm{V}_{\text {ref }}$

Since the two channels are identical, only channel one will be described.
The following description applies also the channel two, replacing FF2 for FF1, $\mathrm{V}_{\text {ref }}$ for $\mathrm{V}_{\text {ref1 }}$ etc.
When the channel is avtivated by low level on the EN input and a high level on the channel input, $\mathrm{V}_{\text {in2 }}$, the output transistors Q1 and Q2 switch on and
current flows in the load according to the exponential law:

$$
I=\quad \frac{V}{R 1} \quad\left(1-e \quad \frac{-R 1 t}{\mathrm{~L} 1}\right.
$$

where: $\quad \mathrm{R} 1$ and R 2 are the resistance and inductance of the load and $V$ is the voltage available on the load ( $\mathrm{V}_{\mathrm{s}}$ - V drop $\mathrm{V}_{\text {sense }}$ ).
The current increases until the voltage on the external sensing resistor, $\mathrm{R}_{\mathrm{s} 1}$, reaches the reference voltage, $\mathrm{V}_{\text {ref1 }}$. This peak current, $\mathrm{I}_{\mathrm{p} 1}$, is given by:

$$
I_{\mathrm{p} 1}=\frac{V_{\mathrm{ref}}}{R_{\mathrm{s} 1}}
$$

At this point the comparator output, Vomp1, sete the RS flip-flop, FF1, that turns off the output transistor, Q1. The load current flowing throughD2, Q2, Rs1, decreases according to the law:

$$
I=\left(\frac{V_{A}}{R_{1}}+I_{p 1}\right) e \frac{-R 1 t}{L 1}-\frac{V_{A}}{R 1}
$$

where $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\text {CEsat }}$ Q2 $+\mathrm{V}_{\text {sense }}+\mathrm{V}_{\mathrm{D} 2}$

If the oscillator pin (9) is connected to ground the load current falls to zero as shown in fig. 1.
At this time $t_{2}$ the channel 1 is disabled, by taking the inputs $\mathrm{V}_{\text {in } 1}$ low and/or EN high, and the output transistor Q2 is turned off. The load current flows through D2 and D1 according to the law:

$$
I=\left(\frac{V_{B}}{R_{1}}+I_{T 2}\right) e \frac{-R 1 t}{L 1}-\frac{V_{B}}{R 1}
$$

where $\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{S}}+\mathrm{V}_{\mathrm{D} 1}+\mathrm{V}_{\mathrm{D} 2}$
$\mathrm{I}_{\mathrm{T} 2}=$ current value at the time $\mathrm{t}_{2}$.
Fig. 2 in shows the current waveform obtained with an RC network connected between pin 9 and ground. From to $t_{1}$ the current increases as in fig. 1. A difference exists at the time $t_{2}$ because the current starts to increase again. At this time a pulse is produced by the oscillator circuit that resets the flip.flop, FF1, and switches on the outout transistor, Q1. The current increases until the drop on the sensing resistor $\mathrm{R}_{\mathrm{S} 1}$ is equal to $\mathrm{V}_{\text {ref1 }}\left(\mathrm{t}_{3}\right)$ and the cycle repeats.

## SIGNAL WAVEFORMS

Figure 1. Load current waveform with pin 9 connected to GND.


The switching frequency depends on the value $R$ and C , as shown in fig. 4 and must be chosen in the range 10 to 30 KHz .
It is possible with external hardware to change the reference voltage $\mathrm{V}_{\text {ref }}$ in order to obtain a high peak current $I_{p}$ and a lower holding current $l_{\mathrm{l}}$ (see fig. 3). The L295 is provided with a thermal protection that switches off all the output transistors when the junction temperature exceeds $150^{\circ} \mathrm{C}$. The presence of a hysteresis circuit makes the IC workagain aftera fall of the junction temperature of about $20^{\circ} \mathrm{C}$.
The analoginput pins ( $\mathrm{V}_{\text {ref1 }}, \mathrm{V}_{\text {reft }}$ ) can be left open or connected to $\mathrm{V}_{\text {ss }}$; in this case the circuit works with an internal reference voltage of about 2.5 V and the peak current in the load is fixed only by the value of $\mathrm{R}_{\mathrm{s}}$ :

$$
I_{p}=\frac{2.5}{R_{S}}
$$

Figure 2. Load current waveform with external R-C network connected between pin 9 and ground.


SIGNAL WAVEFORMS (continued)

Figure 3. With $\mathrm{V}_{\text {ret }}$ changed by hardware.


Figure 4. Switching frequency vs. values of $R$ and C .


## MULTIWATT15 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.02 | 1.27 | 1.52 | 0.040 | 0.050 | 0.060 |
| G1 | 17.53 | 17.78 | 18.03 | 0.690 | 0.700 | 0.710 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 21.9 | 22.2 | 22.5 | 0.862 | 0.874 | 0.886 |
| L1 | 21.7 | 22.1 | 22.5 | 0.854 | 0.870 | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.25 | 4.55 | 4.85 | 0.167 | 0.179 | 0.191 |
| M1 | 4.63 | 5.08 | 5.53 | 0.182 | 0.200 | 0.218 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## STEPPER MOTOR CONTROLLERS

- NORMAL/WAWE DRIVE
- HALF/FULL STEP MODES
- CLOCKWISE/ANTICLOCKWISE DIRECTION
- SWITCHMODE LOAD CURRENT REGULATION
- PROGRAMMABLE LOAD CURRENT
- FEW EXTERNAL COMPONENTS
- RESET INPUT \& HOME OUTPUT
- ENABLE INPUT


## DESCRIPTION

The L297/A/D Stepper Motor Controller IC generates four phase drive signals for two phase bipolar and four phase unipolar step motors in microcom-puter-controlled applications. The motor can be driven in half step, normal and wawe drive modes and on-chip PWM chopper circuits permit switchmode control of the current in the windings. A

feature of this device is that it requires only clock, direction and mode input signals. Since the phase are generated internally the burden on the microprocessor, and the programmer, is greatly reduced. Mounted in DIP20 and SO20 packages, the L297 can be used with monolithic bridge drives such as the L298N or L293E, or with discrete transistors and darlingtons.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{s}}$ | Supply voltage | 10 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | Input signals | 7 | V |
| $\mathrm{P}_{\text {tot }}$ | Total power dissipation $\left(\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}\right)$ | 1 | W |
| $\mathrm{~T}_{\text {stg }}, \mathrm{T}_{\mathrm{j}}$ | Storage and junction temperature | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

TWO PHASE BIPOLAR STEPPER MOTOR CONTROL CIRCUIT


PIN CONNECTION (Top view)


BLOCK DIAGRAM (L297/L297D)


PIN FUNCTIONS - L297/L297D

| $\mathrm{N}^{\circ}$ | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | SYNC | Output of the on-chip chopper oscillator. <br> The SYNC connections The SYNC connections of all L297s to be synchronized are connected together and the oscillator components are omitted on all but one. If an external clock source is used it is injected at this terminal. |
| 2 | GND | Ground connection. |
| 3 | HOME | Open collector output that indicates when the L297 is in its initial state (ABCD = 0101). <br> The transistor is open when this signal is active. |
| 4 | A | Motor phase A drive signal for power stage. |
| 5 | $\overline{\mathrm{NH} 1}$ | Active low inhibit control for driver stage of $A$ and $B$ phases. When a bipolar bridge is used this signal can be used to ensure fast decay of load current when a winding is de-energized. Also used by chopper to regulate load current if CONTROL input is low. |
| 6 | B | Motor phase B drive signal for power stage. |
| 7 | C | Motor phase C drive signal for power stage. |
| 8 | $\overline{\mathrm{INH}}$ | Active low inhibit control for drive stages of $C$ and $D$ phases. Same functions as INH1. |
| 9 | D | Motor phase D drive signal for power stage. |
| 10 | ENABLE | Chip enable input. When low (inactive) INH1, INH2, A, B, C and D are brought low. |
| 11 | CONTROL | Control input that defines action of chopper. When low chopper acts on INH1 and INH2; when high chopper acts on phase lines ABCD. |
| 12 | $\mathrm{V}_{\mathrm{s}}$ | 5 V supply input. |
| 13 | SENS 2 | Input for load current sense voltage from power stages of phases C and D . |
| 14 | SENS ${ }_{1}$ | Input for load current sense voltage from power stages of phases $A$ and $B$. |
| 15 | $\mathrm{V}_{\text {ref }}$ | Reference voltage for chopper circuit. A voltage applied to this pin determines the peak load current. |
| 16 | OSC | An RC network ( R to $\mathrm{V}_{\mathrm{CC}}$, C to ground) connected to this terminal determines the chopper rate. This terminal is connected to ground on all but one device in synchronized multi - L297 configurations. f $\cong 1 / 0.69 \mathrm{RC}$ |
| 17 | CW/CCW | Clockwise/counterclockwise direction control input. <br> Physical direction of motor rotation also depends on connection of windings. <br> Synchronized internally therefore direction can be changed at any time. |
| 18 | $\overline{\text { CLOCK }}$ | Step clock. An active low pulse on this input advances the motor one increment. The step occurs on the rising edge of this signal. |

PIN FUNCTIONS - L297/L297D (continued)

| $\mathbf{N}^{\circ}$ | NAME | FUNCTION |
| :---: | :---: | :--- |
| 19 | HALF/FULL | Half/full step select input. When high selects half step operation, <br> when low selects full step operation. One-phase-on full step mode <br> is obtained by selecting FULL when the L297's translator is at an <br> even-numbered state. <br> Two-phase-on full step mode is set by selecting FULL when the <br> translator is at an odd numbered position. (The home position is <br> designate state 1). |
| 20 | $\overline{R E S E T}$ | Reset input. An active low pulse on this input restores the <br> translator to the home position (state 1, ABCD $=0101$ ). |

## THERMAL DATA

| Symbol | Parameter | DIP20 | SO20 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {th }-\mathrm{j} \text {-amb }}$ | Thermal resistance junction-ambient | $\max$ | 80 | 100 |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |

## CIRCUIT OPERATION

The L297 is intended for use with a dual bridge driver, quad darlington array or discrete power devices in step motor driving applications. It receives step clock, direction and mode signals from the systems controller (usually a microcomputer chip) and generates control signals for the power stage.
The principal functions are a translator, which generates the motor phase sequences, and a dual PWM chopper circuit which regulates the current in the motor windings. The translator generates three different sequences, selected by the HALF/FULL input. These are normal (two phases energised), wave drive (one phase energised) and half-step (alternately one phase energised/two phases energised). Two inhibit signals are also generated by the L297 in half step and wave drive modes. These signals, which connect directly to the L298'senable inputs, are intended to speed current decay when a winding is de-energised. When the L297 is used to drive a unipolar motor the chopper acts on these lines.
An input called CONTROL determines whether the chopper will act on the phase lines ABCD or the inhibit lines INH1 and INH2. When the phase lines
are chopped the non-active phase line of each pair (AB or CD) is activated (rather than interrupting the line then active). In L297 + L298 configurationsthis technique reduces dissipation in the load current sense resistors.

A common on-chip oscillator drives the dual chopper. It suppliespulses at the chopper rate which set the two flip-flops FF1 and FF2. When the current in a winding reaches the programmed peakvalue the voltage across the sense resistor (connected to one of the sense inputs SENS $_{1}$ or SENS2 $_{2}$ ) equals $V_{\text {ref }}$ and the corresponding comparator resets its flip flop, interrupting the drive current until the next oscillator pulse arrives. The peak current for both windingsis programmedby a voltage divideron the $V_{\text {ref }}$ input.
Ground noise problems in multiple configurations can be avoided by synchronising the chopper oscillators. This is done by connecting all the SYNC pins together, mounting the oscillator RC network on one device only and grounding the OSC pin on all other devices.

## MOTOR DRIVING PHASE SEQUENCES

The L297's translator generates phase sequences for normal drive, wave drive and half step modes. The state sequences and output waveforms for these three modes are shown below. In all cases the translator advances on the low to high transistion of CLOCK.

Clockwise rotation is indicate; for anticlockwise rotation the sequences are simply reversed RESET restores the translator to state 1 , where $\mathrm{ABCD}=$ 0101.

## HALF STEP MODE

Half step mode is selected by a high level on the HALF/FULL input.


NORMAL DRIVE MODE
Normal drive mode (also called "two-phase-on" drive) is selected by a low level on the HALF/FULL input when the translator is at an odd numbered state (1, 3,5 or 7 ). In this mode the $\overline{\mathrm{NH}} 1$ and $\overline{\mathrm{NH} 2}$ outputs remain high throughout.


## MOTOR DRIVING PHASE SEQUENCES (continued)

WAVE DRIVE MODE
Wave drive mode (also called "one-phase-on" drive) is selected by a low level on the HALF/FULL input when the translator is at an even numbered state ( $2,4,6$ or 8 ).


ELECTRICAL CHARACTERISTICS (Refer to the block diagram $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ unless otherwise specified)

| Symbol | Parameter | Test conditions |  | Min. | Typ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {s }}$ | Supply voltage (pin 12) |  |  | 4.75 |  | 7 | V |
| $I_{s}$ | Quiescent supply current (pin 12) | Outputs floating |  |  | 50 | 80 | mA |
| $\mathrm{V}_{\mathrm{i}}$ | Input voltage (pin 11, 17, 18, 19, 20) |  | Low |  |  | 0.6 | V |
|  |  |  | High | 2 |  | $\mathrm{V}_{\text {s }}$ | V |
| $\mathrm{I}^{\text {i }}$ | Input current (pin 11, 17, 18, 19, 20) |  | $V_{i}=L$ |  | 100 | $\mu \mathrm{A}$ |  |
|  |  |  | $V_{i}=H$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {en }}$ | Enable input voltage (pin 10) |  | Low |  |  | 1.3 | V |
|  |  |  | High | 2 |  | $\mathrm{V}_{\text {s }}$ | V |
| 1 en | Enable input current (pin 10) |  | $V_{\text {en }}=\mathrm{L}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {en }}=\mathrm{H}$ |  |  | 10 | $\mu \mathrm{A}$ |
| V | Phase output voltage (pins 4, 6, 7, 9) | $\mathrm{I}_{0}=10 \mathrm{~mA}$ | Vol |  |  | 0.4 | V |
|  |  | $\mathrm{I}_{0}=5 \mathrm{~mA}$ | Vон | 3.9 |  |  | V |
| $\mathrm{V}_{\text {inh }}$ | Inhibit output voltage (pins 5, 8) | $\mathrm{I}_{0}=10 \mathrm{~mA}$ | $\mathrm{V}_{\text {inh L }}$ |  |  | 0.4 | V |
|  |  | $\mathrm{I}_{0}=5 \mathrm{~mA}$ | $\mathrm{V}_{\text {inh H }}$ | 3.9 |  |  | V |
| $\mathrm{V}_{\text {SYNC }}$ | Sync Output Voltage | $\mathrm{I}_{0}=5 \mathrm{~mA}$ | $\mathrm{V}_{\text {SYNC }}$ | 3.3 |  |  | V |
|  |  | $\mathrm{I}_{0}=5 \mathrm{~mA}$ | $\mathrm{V}_{\text {SYNC }} \mathrm{V}$ |  |  | 0.8 |  |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test conditions | Min. | Typ | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {leak }}$ | Leakage current (pin 3) | $\mathrm{V}_{\text {CE }}=7 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {sat }}$ | Saturation voltage (pin 3) | $\mathrm{I}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{~V}_{\text {off }}$ | Comparators offset voltage <br> (pins 13, 14, 15) | $\mathrm{V}_{\text {ref }}=1 \mathrm{~V}$ |  |  | 5 | mV |
| $\mathrm{I}_{0}$ | Comparator bias current <br> (pins 13, 14, 15) |  | -100 |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {ref }}$ | Input reference voltage (pin 15) |  | 0 |  | 3 | V |
| $\mathrm{t}_{\text {cLK }}$ | Clock time |  | 0.5 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{ts}_{\mathrm{s}}$ | Set up time |  | 1 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time |  | 1 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Reset time |  | 1 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {RCLK }}$ | Reset to clock delay |  |  |  | $\mu \mathrm{s}$ |  |

Figure 1.


## APPLICATION INFORMATION

TWO PHASE BIPOLAR STEPPER MOTOR CONTROL CIRCUIT
This circuit drives bipolar stepper motors with winding currents up to 2A. The diodes are fast $2 A$ types.

Figure 2.


Figure 3 : Synchronising L297s


DIP20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.254 |  |  | 0.010 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| b |  | 0.45 |  |  | 0.018 |  |
| b1 |  | 0.25 |  |  | 0.010 |  |
| D |  |  | 25.4 |  | 0.335 |  |
| E |  | 2.54 |  |  | 0.100 |  |
| e |  |  |  |  |  | 1.000 |
| e3 |  |  |  |  |  |  |
| F |  |  |  |  |  |  |
| I |  | 3.3 |  |  |  | 0.1300 |
| L |  |  | 1.34 |  |  | 0.155 |
| Z |  |  |  |  |  |  |



SO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | 45 (typ.) |  |  |  |  |  |
| D | 12.6 |  | 13.0 | 0.496 |  | 0.512 |
| E | 10 |  | 10.65 | 0.394 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| F | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| L | 0.5 |  | 1.27 | 0.020 |  | 0.050 |
| M |  |  | 0.75 |  |  | 0.030 |
| S | 8 (max.) |  |  |  |  |  |



10/11

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1996 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. L298

## DUAL FULL-BRIDGE DRIVER

- OPERATING SUPPLY VOLTAGE UP TO 46 V
- TOTAL DC CURRENT UP TO 4 A
- LOW SATURATION VOLTAGE
- OVERTEMPERATURE PROTECTION
- LOGICAL "0" INPUT VOLTAGE UP TO 1.5 V (HIGH NOISE IMMUNITY)


## DESCRIPTION

The L298 is an integrated monolithic circuit in a 15lead Multiwatt and PowerSO20 packages. It is a high voltage, high current dual full-bridge driver designed to accept standard TTL logic levels and drive inductive loads such as relays, solenoids, DC and stepping motors. Two enable inputs are provided to enable or disable the device independently of the input signals. The emitters of the lower transistors of each bridge are connected together and the corresponding external terminal can be used for the con-

nection of an external sensing resistor. An additional supply input is provided so that the logic works at a lower voltage.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $V_{S}$ | Power Supply | 50 | V |
| $V_{\text {SS }}$ | Logic Supply Voltage | 7 | V |
| $\mathrm{V}_{1}, \mathrm{~V}_{\text {en }}$ | Input and Enable Voltage | -0.3 to 7 | V |
| lo | Peak Output Current (each Channel) <br> - Non Repetitive ( $\mathrm{t}=100 \mu \mathrm{~s}$ ) <br> -Repetitive ( $80 \%$ on $-20 \%$ off; ton $=10 \mathrm{~ms}$ ) <br> -DC Operation | $\begin{gathered} 3 \\ 2.5 \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \\ & \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\mathrm{V}_{\text {sens }}$ | Sensing Voltage | -1 to 2.3 | V |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation ( $\mathrm{T}_{\text {case }}=75^{\circ} \mathrm{C}$ ) | 25 | W |
| $\mathrm{T}_{\text {stg }}, \mathrm{T}_{\mathrm{j}}$ | Storage and Junction Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

PIN CONNECTIONS (top view)


THERMAL DATA

| Symbol | Parameter | PowerSO20 | Multiwatt15 | Unit |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {th } \mathrm{j} \text {-case }}$ | Thermal Resistance Junction-case | Max. | - | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th} j \text {-amb }}$ | Thermal Resistance Junction-ambient | Max. | $13\left(^{*}\right)$ | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(*) Mounted on aluminum substrate

PIN FUNCTIONS (refer to the block diagram)

| MW.15 | PowerSO | Name | Function |
| :---: | :---: | :---: | :--- |
| $1 ; 15$ | $2 ; 19$ | Sense A; Sense B | Between this pin and ground is connected the sense resistor to <br> control the current of the load. |
| $2 ; 3$ | $4 ; 5$ | Out 1; Out 2 | Outputs of the Bridge A; the current that flows through the load <br> connected between these two pins is monitored at pin 1. |
| 4 | 6 | $V_{S}$ | Supply Voltage for the Power Output Stages. <br> A non-inductive 100nF capacitor must be connected between this <br> pin and ground. |
| $5 ; 7$ | $7 ; 9$ | Input 1; Input 2 | TTL Compatible Inputs of the Bridge A. |
| $6 ; 11$ | $8 ; 14$ | Enable A; Enable B | TTL Compatible Enable Input: the L state disables the bridge A <br> (enable A) and/or the bridge B (enable B). |
| 8 | $1,10,11,20$ | GND | Ground. <br> 9 12 |
| VSS | Supply Voltage for the Logic Blocks. A100nF capacitor must be <br> connected between this pin and ground. |  |  |
| $10 ; 12$ | $13 ; 15$ | Input 3; Input 4 | TTL Compatible Inputs of the Bridge B. |
| $13 ; 14$ | $16 ; 17$ | Out 3; Out 4 | Outputs of the Bridge B. The current that flows through the load <br> connected between these two pins is monitored at pin 15. |
| - | $3 ; 18$ | N.C. | Not Connected |

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{S}}=42 \mathrm{~V}$; $\mathrm{V}_{\mathrm{SS}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$; unless otherwise specified)

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {S }}$ | Supply Voltage (pin 4) | Operative Condition |  | $\mathrm{V}_{\mathrm{IH}}+2.5$ |  | 46 | V |
| $\mathrm{V}_{\mathrm{SS}}$ | Logic Supply Voltage (pin 9) |  |  | 4.5 | 5 | 7 | V |
| Is | Quiescent Supply Current (pin 4) | $\mathrm{V}_{\text {en }}=\mathrm{H} ; \quad \mathrm{L}=0$ | $\begin{aligned} & V_{i}=L \\ & V_{i}=H \end{aligned}$ |  | $\begin{array}{r} 13 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & 22 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  | $V_{\text {en }}=L$ | $\mathrm{V}_{\mathrm{i}}=\mathrm{X}$ |  |  | 4 | mA |
| Iss | Quiescent Current from Vss (pin 9) | $V_{\text {en }}=\mathrm{H} ; \quad \mathrm{L}=0$ | $\begin{aligned} & V_{i}=L \\ & V_{i}=H \end{aligned}$ |  | $\begin{gathered} 24 \\ 7 \end{gathered}$ | $\begin{aligned} & 36 \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  | $\mathrm{V}_{\text {en }}=\mathrm{L} \quad \mathrm{V}_{\mathrm{i}}=\mathrm{X}$ |  |  |  | 6 | mA |
| $\mathrm{V}_{\text {iL }}$ | Input Low Voltage (pins 5, 7, 10, 12) |  |  | -0.3 |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{iH}}$ | Input High Voltage (pins 5, 7, 10, 12) |  |  | 2.3 |  | VSS | V |
| $\mathrm{l}_{\text {iL }}$ | Low Voltage Input Current (pins 5, 7, 10, 12) | $V_{i}=L$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{iH}}$ | High Voltage Input Current (pins 5, 7, 10, 12) | $\mathrm{Vi}=\mathrm{H} \leq \mathrm{V}_{\text {SS }}-0.6 \mathrm{~V}$ |  |  | 30 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {en }}=\mathrm{L}$ | Enable Low Voltage (pins 6, 11) |  |  | -0.3 |  | 1.5 | V |
| $\mathrm{V}_{\text {en }}=\mathrm{H}$ | Enable High Voltage (pins 6, 11) |  |  | 2.3 |  | $\mathrm{V}_{\text {SS }}$ | V |
| $\mathrm{l}_{\mathrm{en}}=\mathrm{L}$ | Low Voltage Enable Current (pins 6, 11) | $\mathrm{V}_{\text {en }}=\mathrm{L}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{en}}=\mathrm{H}$ | High Voltage Enable Current (pins 6, 11) | $\mathrm{V}_{\text {en }}=\mathrm{H} \leq \mathrm{V}_{\text {Ss }}-0.6 \mathrm{~V}$ |  |  | 30 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {cEsat ( }}$ (H) | Source Saturation Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \mathrm{~A} \\ & \mathrm{~L}=2 \mathrm{~A} \end{aligned}$ |  |  | $\begin{gathered} 1.35 \\ 2 \end{gathered}$ | $\begin{aligned} & 1.7 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {cesat (L) }}$ | Sink Saturation Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \mathrm{~A} \\ & \mathrm{~L}_{\mathrm{L}}=2 \mathrm{~A} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {cEsat }}$ | Total Drop | $\begin{array}{ll} \mathrm{I}_{\mathrm{L}}=1 \mathrm{~A} \\ \mathrm{I}_{\mathrm{L}}=2 \mathrm{~A} & (5) \\ \hline \end{array}$ |  |  |  | $\begin{aligned} & 3.2 \\ & 4.9 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {sens }}$ | Sensing Voltage (pins 1, 15) |  |  | -1 (1) |  | 2 | V |

ELECTRICAL CHARACTERISTICS (continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{1}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Turn-off Delay | $0.5 \mathrm{~V}_{\mathrm{i}}$ to 0.9 l |  | 1.5 |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{2}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Fall Time | 0.9 IL to $0.1 \mathrm{IL} \quad$ (2); (4) |  | 0.2 |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{3}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Turn-on Delay | $0.5 \mathrm{~V}_{\mathrm{i}}$ to 0.1 lL |  | 2 |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{4}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Rise Time | $0.1 \mathrm{IL}_{\mathrm{L}}$ to 0.9 IL |  | 0.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{5}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Turn-off Delay | $0.5 \mathrm{~V}_{\mathrm{i}}$ to $0.9 \mathrm{I}_{\mathrm{L}} \quad$ (3); (4) |  | 0.7 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{6}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Fall Time | 0.9 IL to $0.1 \mathrm{IL} \quad$ (3); (4) |  | 0.25 |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{7}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Turn-on Delay | $0.5 \mathrm{~V}_{\mathrm{i}}$ to 0.9 L |  | 1.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{8}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Rise Time | 0.1 $\mathrm{I}_{\mathrm{L}}$ to $0.9 \mathrm{I}_{\mathrm{L}} \quad$ (3); (4) |  | 0.2 |  | $\mu \mathrm{s}$ |
| fc ( $\mathrm{V}_{\mathrm{i}}$ ) | Commutation Frequency | $\mathrm{L}=2 \mathrm{~A}$ |  | 25 | 40 | KHz |
| $\mathrm{T}_{1}\left(\mathrm{~V}_{\text {en }}\right)$ | Source Current Turn-off Delay | $0.5 \mathrm{~V}_{\text {en }}$ to $0.9 \mathrm{lL} \quad$ (2); (4) |  | 3 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{2}\left(\mathrm{~V}_{\text {en }}\right)$ | Source Current Fall Time | 0.9 IL to $0.1 \mathrm{IL}^{\text {L }}$ (2); (4) |  | 1 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{3}\left(\mathrm{~V}_{\text {en }}\right)$ | Source Current Turn-on Delay | $0.5 \mathrm{~V}_{\text {en }}$ to 0.1 lL |  | 0.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{4}\left(\mathrm{~V}_{\text {en }}\right)$ | Source Current Rise Time | 0.1 IL to 0.9 IL |  | 0.4 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{5}\left(\mathrm{~V}_{\text {en }}\right)$ | Sink Current Turn-off Delay | $0.5 \mathrm{~V}_{\text {en }}$ to $0.9 \mathrm{lL} \quad$ (3); (4) |  | 2.2 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{6}\left(\mathrm{~V}_{\text {en }}\right)$ | Sink Current Fall Time | 0.9 IL to $0.1 \mathrm{IL}_{\mathrm{L}}$ (3); (4) |  | 0.35 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{7}\left(\mathrm{~V}_{\text {en }}\right)$ | Sink Current Turn-on Delay | $0.5 \mathrm{~V}_{\text {en }}$ to 0.9 LL |  | 0.25 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{8}\left(\mathrm{~V}_{\text {en }}\right)$ | Sink Current Rise Time | 0.1 IL to 0.9 IL |  | 0.1 |  | $\mu \mathrm{s}$ |
| fc ( $V_{\text {en }}$ ) | Commutation Frequency | $\mathrm{L}=2 \mathrm{~A}$ |  | 1 |  | KHz |

1) 2) Sensing voltage can be -1 V for $\mathrm{t} \leq 50 \mu \mathrm{sec}$; in steady state $\mathrm{V}_{\text {sens }} \min \geq-0.5 \mathrm{~V}$.
1) See fig. 2.
2) See fig. 4.
3) The load must be a pure resistor.
4) PIN 1 and PIN 15 connected to GND.

Figure 1 : Typical Saturation Voltage vs. Output Current.


Figure 2 : Switching Times Test Circuits.


Figure 3 : Source Current Delay Times vs. Input or Enable Switching.


Figure 4 : Switching Times Test Circuits.


Note: For INPUT Switching, set EN = H
For ENABLE Switching, set $\mathrm{IN}=\mathrm{L}$

Figure 5 : Sink Current Delay Times vs. Input 0 V Enable Switching.


Figure 6 : Bidirectional DC Motor Control.


Figure 7 : For higher currents, outputs can be paralleled. Take care to parallel channel 1 with channel 4 and channel 2 with channel 3 .


## APPLICATION INFORMATION (Refer to the block diagram)

### 1.1. POWER OUTPUT STAGE

The L298integratestwo power outputstages (A;B). The power output stage is a bridge configuration and its outputs can drive an inductive load in common or differenzial mode, depending on the state of the inputs. The current that flows through the load comes out from the bridge at the sense output : an external resistor (RsA ; Rsb.) allows to detect the intensity of this current.

### 1.2. INPUT STAGE

Each bridge is driven by means of four gates the input of which are $\ln 1 ; \operatorname{In} 2 ; E n A$ and $\operatorname{In} 3 ; \ln 4 ;$ EnB. The In inputs set the bridge state when The En input is high; a low state of the En input inhibits the bridge. All the inputs are TTL compatible.

## 2. SUGGESTIONS

A non inductive capacitor, usually of 100 nF , must be foreseen between both Vs and Vss, to ground, as near as possible to GND pin. When the large capacitor of the power supply is too far from the IC, a second smaller one must be foreseen near the L298.
The sense resistor, not of a wire wound type, must be grounded near the negative pole of Vs that must be near the GND pin of the I.C.

Each input must be connected to the source of the driving signals by means of a very short path.
Turn-On and Turn-Off : Before to Turn-ON the Supply Voltage and before to Turn it OFF, the Enable input must be driven to the Low state.

## 3. APPLICATIONS

Fig 6 shows a bidirectional DC motor control Schematic Diagram for which only one bridge is needed. The external bridge of diodes D1 to D4 is made by four fast recovery elements (trr $\leq 200 \mathrm{nsec}$ ) that must be chosen of a VF as low as possible at the worst case of the load current.
The sense output voltage can be used to control the current amplitude by chopping the inputs, or to provide overcurrent protection by switching low the enable input.
The brake function (Fast motor stop) requires that the Absolute Maximum Rating of 2 Amps must never be overcome.
When the repetitive peak current needed from the load is higher than 2 Amps , a paralleled configuration can be chosen (See Fig.7).
An external bridge of diodes are required when inductive loads are driven and when the inputs of the IC are chopped; Shottky diodes would be preferred.

This solution can drive until 3 Amps In DC operation and until 3.5 Amps of a repetitive peak current.
On Fig 8it is shown the driving of a two phase bipolar stepper motor ; the needed signals to drive the inputs of the L298 are generated, in this example, from the IC L297.
Fig 9 shows an example of P.C.B. designed for the application of Fig 8.

Fig 10 shows a second two phase bipolar stepper motor control circuit where the current is controlled by the I.C. L6506.

Figure 8 : Two Phase Bipolar Stepper Motor Circuit.
This circuit drives bipolar stepper motors with winding currents up to 2 A . The diodes are fast 2 A types.

$\mathrm{R}_{\mathrm{S} 1}=\mathrm{R}_{\mathrm{S} 2}=0.5 \Omega$
D1 to D8 = 2 A Fast diodes $\left\{\begin{array}{l}V_{F} \leq 1.2 \mathrm{~V} @ \mathrm{I}=2 \mathrm{~A} \\ \mathrm{trr} \leq 200 \mathrm{~ns}\end{array}\right.$

Figure 9 : Suggested Printed Circuit Board Layout for the Circuit of fig. 8 (1:1 scale).


Figure 10 : Two Phase Bipolar Stepper Motor Control Circuit by Using the Current Controller L6506.

$R_{R}$ and $R_{\text {sense }}$ depend from the load current

MULTIWATT15 (VERTICAL) PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.14 | 1.27 | 1.4 | 0.045 | 0.050 | 0.055 |
| G1 | 17.57 | 17.78 | 17.91 | 0.692 | 0.700 | 0.705 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 22.1 |  | 22.6 | 0.870 |  | 0.890 |
| L1 | 22 |  | 22.5 | 0.866 |  | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.2 | 4.3 | 4.6 | 0.165 | 0.169 | 0.181 |
| M1 | 4.5 | 5.08 | 5.3 | 0.177 | 0.200 | 0.209 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



10/12

PowerSO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 3.60 |  |  | 0.1417 |
| a1 | 0.10 |  | 0.30 | 0.0039 |  | 0.0118 |
| a2 |  |  | 3.30 |  |  | 0.1299 |
| a3 | 0 |  | 0.10 | 0 |  | 0.0039 |
| b | 0.40 |  | 0.53 | 0.0157 |  | 0.0209 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.0126 |
| D (1) | 15.80 |  | 16.00 | 0.6220 |  | 0.6299 |
| E | 13.90 |  | 14.50 | 0.5472 |  | 0.570 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| E1 (1) | 10.90 |  | 11.10 | 0.4291 |  | 0.437 |
| E2 |  |  | 2.90 |  |  | 0.1141 |
| G | 0 |  | 0.10 | 0 |  | 0.0039 |
| h |  |  | 1.10 |  |  |  |
| L | 0.80 |  | 1.10 | 0.0314 |  | 0.0433 |
| N | $10^{\circ}$ (max.) |  |  |  |  |  |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |
| T |  | 10.0 |  |  | 0.3937 |  |

(1) "D and E1" do not include mold flash or protrusions

- Mold flash or protrusions shall not exceed 0.15 mm (0.006")



## L298

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1995 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## 5 <br> SGS-THOMSON NACROELECTRONICS

- SUPPLY VOLTAGE UP TO 48V
- 5A MAX PEAK CURRENT (2A max. for L6201)
- TOTALRMS CURRENT UP TO

L6201: 1A; L6202: 1.5A; L6203/L6201P:4A

- RDS (on) $0.3 \Omega$ (typical value at $25^{\circ} \mathrm{C}$ )
- CROSS CONDUCTION PROTECTION
- TTL COMPATIBLE DRIVE
- OPERATING FREQUENCY UP TO 100 KHz
- THERMAL SHUTDOWN
- INTERNAL LOGIC SUPPLY
- HIGH EFFICIENCY


## DESCRIPTION

The I.C. is a full bridge driver for motor control applications realized in Multipower-BCD technology which combines isolated DMOS power transistors with CMOS and Bipolar circuits on the same chip. By using mixed technology it has been possible to optimize the logic circuitry and the power stage to achieve the best possible performance. The DMOS output transistors can operate at supply voltages up to 42 V and efficiently at high switch-

MULTIPOWER BCD TECHNOLOGY

ing speeds. All the logic inputs are TTL, CMOS and $\mu \mathrm{C}$ compatible. Each channel (half-bridge) of the device is controlled by a separate logic input, while a common enable controls both channels. The I.C. is mounted in three different packages.

## BLOCK DIAGRAM



PIN CONNECTIONS (Top view)


PINS FUNCTIONS

| Device |  |  |  | Name | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L6201 | L6201P | L6202 | L6203 |  |  |
| 1 | 16 | 1 | 10 | SENSE | A resistor $\mathrm{R}_{\text {sense }}$ connected to this pin provides feedback for motor current control. |
| 2 | 17 | 2 | 11 | ENAB <br> LE | When a logic high is present on this pin the DMOS POWER transistors are enabled to be selectively driven by IN1 and IN2. |
| 3 | $\begin{gathered} 2,3,9,12, \\ 18,19 \end{gathered}$ | 3 |  | N.C. | Not Connected |
| 4,5 | - | 4 | 6 | GND | Common Ground Terminal |
| - | 1, 10 | 5 |  | GND | Common Ground Terminal |
| 6,7 | - | 6 |  | GND | Common Ground Terminal |
| 8 | - | 7 |  | N.C. | Not Connected |
| 9 | 4 | 8 | 1 | OUT2 | Ouput of 2nd Half Bridge |
| 10 | 5 | 9 | 2 | $\mathrm{V}_{\mathrm{s}}$ | Supply Voltage |
| 11 | 6 | 10 | 3 | OUT1 | Output of first Half Bridge |
| 12 | 7 | 11 | 4 | BOOT1 | A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor. |
| 13 | 8 | 12 | 5 | IN1 | Digital Input from the Motor Controller |
| 14,15 | - | 13 | 6 | GND | Common Ground Terminal |
| - | 11, 20 | 14 |  | GND | Common Ground Terminal |
| 16,17 | - | 15 |  | GND | Common Ground Terminal |
| 18 | 13 | 16 | 7 | IN2 | Digital Input from the Motor Controller |
| 19 | 14 | 17 | 8 | BOOT2 | A boostrap capacitor connected to this pin ensures efficient driving of the upper POWER DMOS transistor. |
| 20 | 15 | 18 | 9 | $\mathrm{V}_{\text {ref }}$ | Internal voltage reference. A capacitor from this pin to GND is recommended. The internal Ref. Voltage can source out a current of 2 mA max. |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {s }}$ | Power Supply | 52 | V |
| $V_{\text {OD }}$ | Differential Output Voltage (between Out1 and Out2) | 60 | V |
| $\mathrm{VIN}_{\text {I }}$, $\mathrm{V}_{\text {EN }}$ | Input or Enable Voltage | -0.3 to +7 | V |
| 10 | Pulsed Output Current for L6201P/L6202/L6203 (Note 1) <br> - Non Repetitive (<1 ms) for L6201 <br> for L6201P/L6202/L6203  <br> DC Output Current for L6201 (Note 1) | $\begin{gathered} 5 \\ 5 \\ 10 \\ 1 \end{gathered}$ | A A A A |
| $\mathrm{V}_{\text {sense }}$ | Sensing Voltage | -1 to +4 | V |
| $\mathrm{V}_{\mathrm{b}}$ | Boostrap Peak Voltage | 60 | V |
| $\mathrm{P}_{\text {tot }}$ | $\begin{aligned} & \hline \text { Total Power Dissipation: } \\ & T_{\text {pins }}=90^{\circ} \mathrm{C} \text { for L6201 } \\ & \text { for L6202 } \\ & \mathrm{T}_{\text {case }}=90^{\circ} \mathrm{C} \text { for L6201P/L6203 } \\ & \mathrm{T}_{\text {amb }}=70^{\circ} \mathrm{C} \text { for L6201 (Note 2) } \\ & \text { for L6202 (Note 2) } \\ & \text { for L6201P/L6203 (Note 2) } \end{aligned}$ | $\begin{array}{r} 4 \\ 5 \\ 50 \\ 0.9 \\ 1.3 \\ 2.3 \end{array}$ | $\begin{aligned} & \text { W } \\ & \text { W } \\ & w \\ & W \\ & W \\ & W \end{aligned}$ |
| $\mathrm{T}_{\text {stg }}, \mathrm{T}_{\mathrm{j}}$ | Storage and Junction Temperature | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Pulse width limited only by junction temperature and transient thermal impedance (see thermal characteristics)
Note 2: Mounted on board with minimized dissipating copper area.

THERMAL DATA

| Symbol | Parameter |  | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L6201 | L6201P | L6202 | L6203 |  |
| $\mathrm{Rt}_{\mathrm{n}} \mathrm{j}$-pins | Thermal Resistance Junction-pins | max | 15 | - | 12 | - |  |
| $\mathrm{Rt}_{\mathrm{n}} \mathrm{j}$-case $^{\text {a }}$ | Thermal Resistance Junction Case | max. | - | - | - | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{Rt}_{\text {h }} \mathrm{j}$-amb | Thermal Resistance Junction-ambient | max. | 85 | 13 (*) | 60 | 35 |  |

(*) Mounted on aluminium substrate.
ELECTRICAL CHARACTERISTICS (Refer to the Test Circuits; $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=42 \mathrm{~V}$, $\mathrm{V}_{\text {sens }}=0$, unless otherwise specified).

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{s}}$ | Supply Voltage |  | 12 | 36 | 48 | V |
| $\mathrm{~V}_{\text {ref }}$ | Reference Voltage | $\mathrm{I}_{\text {REF }}=2 \mathrm{~mA}$ |  | 13.5 |  | V |
| $\mathrm{I}_{\text {REF }}$ | Output Current |  |  |  | 2 | mA |
| $\mathrm{I}_{\mathrm{s}}$ | Quiescent Supply Current | $\mathrm{EN}=\mathrm{H} \quad \mathrm{V}_{\text {IN }}=\mathrm{L}$ |  |  |  |  |
|  |  | $\mathrm{EN}=\mathrm{H} \mathrm{V}_{\text {IN }}=\mathrm{H} \quad \mathrm{L}=0$ |  | 10 | 15 | mA |
|  |  | $\mathrm{EN}=\mathrm{L}($ Fig. $1,2,3)$ | 10 | 15 | mA |  |
|  |  |  | 8 | 15 | mA |  |
| $\mathrm{f}_{\mathrm{c}}$ | Commutation Frequency ( $\left.{ }^{*}\right)$ |  |  | 30 | 100 | KHz |
| $\mathrm{T}_{\mathrm{j}}$ | Thermal Shutdown |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{d}}$ | Dead Time Protection |  |  | 100 |  | ns |

TRANSISTORS

| OFF |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IdSs | Leakage Current | Fig. $11 \mathrm{~V}_{\mathrm{s}}=52 \mathrm{~V}$ |  |  |  | 1 | mA |
| ON |  |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{DS}}$ | On Resistance | Fig. 4,5 |  |  | 0.3 | 0.55 | $\Omega$ |
| $\mathrm{V}_{\mathrm{DS} \text { (ON) }}$ | Drain Source Voltage | Fig. 9 $\mathrm{I}_{\mathrm{DS}}=1 \mathrm{~A}$ los $=1.2 \mathrm{~A}$ $\mathrm{I}_{\mathrm{DS}}=3 \mathrm{~A}$ | $\begin{array}{r} \text { L6201 } \\ \text { L6202 } \\ \text { L6201P/03 } \end{array}$ |  | $\begin{gathered} 0.3 \\ 0.36 \\ 0.9 \end{gathered}$ |  | V V V |
| $\mathrm{V}_{\text {sens }}$ | Sensing Voltage |  |  | -1 |  | 4 | V |

SOURCE DRAIN DIODE

| $\mathrm{V}_{\text {sd }}$ | Forward ON Voltage | $\begin{aligned} & \text { Fig. } 6 \mathrm{a} \text { and } \mathrm{b} \\ & \mathrm{I}_{\mathrm{SD}}=1 \mathrm{~A} \quad \mathrm{~L} 6201 \\ & \mathrm{I}_{\mathrm{SD}}=1.2 \mathrm{~A} \quad \mathrm{~L} 6202 \\ & \mathrm{I}_{\mathrm{SD}}=3 \mathrm{~A} \quad \mathrm{~L} 6201 \mathrm{P} / 03 \\ & \hline \end{aligned}$ | $\begin{aligned} & E N=L \\ & E N=L \\ & E N=L \end{aligned}$ | $\begin{aligned} & 0.9\left({ }^{* *}\right) \\ & 0.9\left({ }^{* *}\right) \\ & 1.35\left({ }^{* *)}\right. \end{aligned}$ | V V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{trr}_{\text {r }}$ | Reverse Recovery Time | $\begin{aligned} & \frac{\mathrm{dif}}{\mathrm{dt}}=25 \mathrm{~A} / \mu \mathrm{s} \\ & \mathrm{I}_{\mathrm{F}}=1 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{F}}=1.2 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{F}}=3 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { L6201 } \\ & \text { L6202 } \\ & \text { L6203 } \end{aligned}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{fr}}$ | Forward Recovery Time |  |  | 200 | ns |

## LOGIC LEVELS

| $\mathrm{V}_{\text {INL }}, \mathrm{V}_{\text {ENL }}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {INH }}, \mathrm{V}_{\text {ENH }}$ | Input High Voltage |  | 2 |  | 7 | V |
| $\operatorname{lin} L$, Itenl | Input Low Current | VIN, $\mathrm{V}_{\text {EN }}=\mathrm{L}$ |  |  | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{NH},}, \mathrm{l}_{\text {ENH }}$ | Input High Current | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {EN }}=\mathrm{H}$ |  | 30 |  | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS (Continued)
LOGIC CONTROL TO POWER DRIVE TIMING

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{1}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Turn-off Delay | Fig. 12 |  | 300 |  | ns |
| $\mathrm{t}_{2}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Fall Time | Fig. 12 |  | 200 |  | ns |
| $\mathrm{t}_{3}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Turn-on Delay | Fig. 12 |  | 400 | ns |  |
| $\mathrm{t}_{4}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Source Current Rise Time | Fig. 12 |  | 200 |  | ns |
| $\mathrm{t}_{5}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Turn-off Delay | Fig. 13 |  | 300 |  | ns |
| $\mathrm{t}_{6}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Fall Time | Fig. 13 |  | 200 |  | ns |
| $\mathrm{t}_{7}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Turn-on Delay | Fig. 13 |  | 400 |  | ns |
| $\mathrm{t}_{8}\left(\mathrm{~V}_{\mathrm{i}}\right)$ | Sink Current Rise Time | Fig. 13 | 200 |  | ns |  |

(*) Limited by power dissipation
(**) In synchronous rectification the drain-source voltage drop VDS is shown in fig. 4 (L6202/03); typical value for the L6201 is of 0.3 V .

Figure 1: Typical Normalized Is vs. $\mathrm{T}_{\mathrm{j}}$


Figure 3: Typical Normalized Is vs. Vs


Figure 2: Typical Normalized Quiescent Current


Figure 4: Typical $R_{D S}\left(O_{)}\right)$vs. $V_{S} \sim V_{\text {ref }}$


Figure 5: Normalized RDs (ON)at $25^{\circ} \mathrm{C}$ vs. Temperature Typical Values


Figure 6a: Typical Diode Behaviour in Synchronous Rectification (L6201)


Figure 7a: Typical Power Dissipation vs IL


Figure 6b: Typical Diode Behaviour in Synchronous Rectification (L6201P/02/03)


Figure 7b: Typical Power Dissipation vs IL (L6201P, L6202, L6203)


Figure 8a: Two Phase Chopping


Figure 8b: One Phase Chopping


Figure 8c: Enable Chopping

$\qquad$

TEST CIRCUITS
Figure 9: Saturation Voltage


Figure 10: Quiescent Current


Figure 11: Leakage Current


Figure 12: Source Current Delay Times vs. Input Chopper


Figure 13: Sink Current Delay Times vs. Input Chopper


## CIRCUIT DESCRIPTION

The L6201/1P/2/3 is a monolithic full bridge switching motor driver realized in the new Mul-tipower-BCD technology which allows the integration of multiple, isolated DMOS power transistors plus mixed CMOS/bipolar control circuits. In this way it has been possible to make all the control inputs TTL, CMOS and $\mu \mathrm{C}$ compatible and eliminate the necessity of external MOS drive components. The Logic Drive is shown in table 1.

Table 1

| Inputs |  |  | Output Mosfets (*) |
| :--- | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{EN}}=\mathrm{H}$ | IN1 | IN2 |  |
|  | L | L | Sink 1, Sink 2 |
|  | L | H | Sink 1, Source 2 |
|  | H | L | Source 1, Sink 2 |
|  | H | H | Source 1, Source 2 |
| $\mathrm{V}_{\mathrm{EN}}=\mathrm{L}$ | X | X | All transistors turned oFF |

L = Low $\quad H=$ High $\quad X=$ DON't care
( $^{*}$ ) Numbers referred to INPUT1 or INPUT2 controlled output stages

Although the device guarantees the absence of cross-conduction, the presence of the intrinsic diodes in the POWER DMOS structure causes the generation of current spikes on the sensing terminals. This is due to charge-discharge phenomena in the capacitors C1 \& C2 associated with the drain source junctions (fig. 14). When the output switches from high to low, a current spike is generated associated with the capacitor C1. On the low-to-high transition a spike of the same polarity is generated by C 2 , preceded by a spike of the opposite polarity due to the charging of the input capacity of the lower POWER DMOS transistor (fig. 15).

Figure 14: Intrinsic Structures in the POWER DMOS Transistors


Figure 15: Current Typical Spikes on the Sensing Pin


## TRANSISTOR OPERATION

## ON State

When one of the POWER DMOS transistor is ON it can be considered as a resistor RDS (ON) throughout the recommended operating range. In this condition the dissipated power is given by:

$$
\operatorname{PoN}=\operatorname{RDS}(\mathrm{ON}) \cdot \operatorname{IDS}^{2}(\mathrm{RMS})
$$

The low $R_{D S}$ (on) of the Multipower-BCD process can provide high currents with low power dissipation.

## OFF State

When one of the POWER DMOS transistor is OFF the $V_{D S}$ voltage is equal to the supply voltage and only the leakage current ldss flows. The power dissipation during this period is given by :

$$
\text { Poff }=\mathrm{Vs} \cdot \mathrm{IDSS}
$$

The power dissipation is very low and is negligible in comparison to that dissipated in the ON STATE.

## Transitions

As already seen above the transistors have an intrinsic diode between their source and drain that can operate as a fast freewheeling diode in switched mode applications. During recirculation with the ENABLE input high, the voltage drop across the transistor is RDS (ON) • ID and when it reaches the diode forward voltage it is clamped. When the ENABLE input is low, the POWER MOS is OFF and the diode carries all of the recirculation current. The power dissipated in the transitional times in the cycle depends upon the volt-age-current waveforms and in the driving mode. (see Fig. 7ab and Fig. 8abc).

$$
P_{\text {trans. }}=I_{D S}(t) \cdot V_{D S}(t)
$$

## Boostrap Capacitors

To ensure that the POWER DMOS transistors are driven correctly gate to source voltage of typ. 10 V must be guaranteed for all of the N -channel DMOS transistors. This is easy to be provided for the lower POWER DMOS transistors as their sources are refered to ground but a gate voltage greater than the supply voltage is necessary to drive the upper transistors. This is achieved by an internal charge pump circuit that guarantees correct DC drive in combination with the boostrap circuit. For efficient charging the value of the boostrap capacitor should be greater than the input capacitance of the power transistor which is around 1 nF . It is recommended that a capacitance of at least 10 nF is used for the bootstrap. If a smaller capacitor is used there is a risk that the POWER transistors will not be fully turned on and they will show a higher RDS (ON). On the other hand if a elevated value is used it is possible that a current spike may be produced in the sense resistor.

## Reference Voltage

To by-pass the internal Ref. Volt. circuit it is recommended that a capacitor be placed between its pin and ground. A value of $0.22 \mu \mathrm{~F}$ should be sufficient for most applications. This pin is also protected against a short circuit to ground: a max. current of $2 m A$ max. can be sinked out.

## Dead Time

To protect the device against simultaneous conduction in both arms of the bridge resulting in a rail to rail short circuit, the integrated logic control provides a dead time greater than 40 ns .

## Thermal Protection

A thermal protection circuit has been included that will disable the device if the junction temperature reaches $150{ }^{\circ} \mathrm{C}$. When the temperature has fallen to a safe level the device restarts the input and enable signals under control.

## APPLICATION INFORMATION

## Recirculation

During recirculation with the ENABLE input high, the voltage drop across the transistor is RDS (ON). IL, clamped at a voltage depending on the characteristics of the source-drain diode. Although the device is protected against cross conduction, current spikes can appear on the current sense pin due to charge/discharge phenomena in the intrinsic source drain capacitances. In the application this does not cause any problem because the voltage spike generated on the sense resistor is masked by the current controller circuit.

## Rise Time $\mathbf{T}_{\mathbf{r}}$ (See Fig. 16)

When a diagonal of the bridge is turned on current begins to flow in the inductive load until the maximum current $I_{L}$ is reached after a time $\mathrm{T}_{\mathrm{r}}$. The dissipated energy Eoff/ON is in this case :

$$
\text { EOFF/ON }=\left[\operatorname{RDS}(O N) \cdot \mathrm{IL}^{2} \cdot \mathrm{~T}_{\mathrm{r}}\right] \cdot 2 / 3
$$

## Load Time Tld (See Fig.16)

During this time the energy dissipated is due to the ON resistance of the transistors (ELD) and due to commutation (Есом). As two of the POWER DMOS transistors are ON, Eon is given by :

$$
E_{L D}=I_{L}^{2} \cdot R_{D S}(O N) \cdot 2 \cdot T_{L D}
$$

In the commutation the energy dissipated is :

$$
\text { ЕСом }=\mathrm{V}_{\mathrm{S}} \cdot \mathrm{IL}_{\mathrm{L}} \cdot \mathrm{~T}_{\text {COM }} \cdot \text { fswitch } \cdot \mathrm{TLD}^{\text {LD }}
$$

Where:
TCOM $=$ TTURN-ON $=$ TTURN-OFF
fswitch = Chopping frequency.

Fall Time $\mathbf{T}_{\mathrm{f}}$ (See Fig. 16)
It is assumed that the energy dissipated in this part of the cycle takes the same form as that shown for the rise time :

$$
\text { EON/OFF }=\left[R_{D S}(O N) \cdot I_{L}^{2} \cdot T_{f}\right] \cdot 2 / 3
$$

Figure 16.


SGS-THOMSON

## Quiescent Energy

The last contribution to the energy dissipation is due to the quiescent supply current and is given by:

$$
\text { EQUIESCENT }=\text { lQUIESCENT } \cdot \mathrm{V}_{\mathrm{s}} \cdot \mathrm{~T}
$$

Total Energy Per Cycle

$$
\begin{aligned}
& \text { Etot = Eoff/on + Eld + Ecom + } \\
& + \text { EON/OFF + EQUIESCENT }
\end{aligned}
$$

The Total Power Dissipation PDIs is simply :

$$
\text { PDIS }=\mathrm{E}_{\mathrm{TOT}} / \mathrm{T}
$$

$\mathrm{T}_{\mathrm{r}}=$ Rise time
TLD = Load drive time
$\mathrm{T}_{\mathrm{f}}=$ Fall time
$\mathrm{T}_{\mathrm{d}}=$ Dead time
T = Period
$T=T_{r}+T_{L D}+T_{f}+T_{d}$

## DC Motor Speed Control

Since the I.C. integrates a full H -Bridge in a single package it is idealy suited for controlling DC motors. When used for DC motor control it performs the power stage required for both speed and direction control. The device can be combined with a current regulator like the L6506 to implement a transconductance amplifier for speed control, as shown in figure 17. In this particular configuration only half of the L6506 is used and the other half of the device may be used to control a second
motor.
The L6506 senses the voltage across the sense resistor Rs to monitor the motor current: it compares the sensed voltage both to control the speed and during the brake of the motor.
Between the sense resistor and each sense input of the L6506 a resistor is recommended; if the connections between the outputs of the L6506 and the inputs of the L6203 need a long path, a resistor must be added between each input of the L6203 and ground.
A snubber network made by the series of $R$ and $C$ must be foreseen very near to the output pins of the I.C.; one diode (BYW98) is connected between each power output pin and ground as well.
The following formulas can be used to calculate the snubber values:
$\mathrm{R} \cong \mathrm{V}_{\mathrm{S}} / \mathrm{l}_{\mathrm{p}}$
$\mathrm{C}=\mathrm{l} \mathrm{p} /(\mathrm{dV} / \mathrm{dt})$ where:
$\mathrm{V}_{\mathrm{S}}$ is the maximum Supply Voltage foreseen on the application; $I_{p}$ is the peak of the load current; $\mathrm{dv} / \mathrm{dt}$ is the limited rise time of the output voltage ( $200 \mathrm{~V} / \mu \mathrm{s}$ is generally used).
If the Power Supply Cannot Sink Current, a suitable large capacitor must be used and connected near the supply pin of the L6203. Sometimes a capacitor at pin 17 of the L6506 let the application better work. For motor current up to 2A max., the L6202 can be used in a similar circuit configuration for which a typical Supply Voltage of 24 V is recommended.

Figure 17: Bidirectional DC Motor Control


BIPOLAR STEPPER MOTORS APPLICATIONS
Bipolar stepper motors can be driven with one L6506 or L297, two full bridge BCD drivers and very few external components. Together these three chips form a complete microprocessor-tostepper motor interface is realized.

As shown in Fig. 18 and Fig. 19, the controller connect directly to the two bridge BCD drivers. External component are minimalized: an R.C. network to set the chopper frequency, a resistive divider (R1; R2) to establish the comparator reference voltage and a snubber network made by $R$ and C in series (See DC Motor Speed Control).

Figure 18: Two Phase Bipolar Stepper Motor Control Circuit with Chopper Current Control


Figure 19: Two Phase Bipolar Stepper Motor Control Circuit with Chopper Current Control and Translator


It could be requested to drive a motor at $\mathrm{V}_{\mathrm{S}}$ lower than the minimum recommended one of 12 V (See Electrical Characteristics); in this case, by accepting a possible small increas in the RDS (ON) resistance of the power output transistors at the lowest Supply Voltage value, may be a good solution the one shown in Fig. 20.

Figure 20: L6201/1P/2/3Used at a Supply Voltage Range Between 9 and 18V


## THERMAL CHARACTERISTICS

Thanks to the high efficiency of this device, often a true heatsink is not needed or it is simply obtained by means of a copper side on the P.C.B. (L6201/2).
Under heavy conditions, the L6203 needs a suitable cooling.
By using two square copper sides in a similar way as it shown in Fig. 23, Fig. 21 indicates how to choose the on board heatsink area when the L6201 total power dissipation is known since:

$$
R_{T h} j-a m b=\left(T_{j} \max . ~-T_{a m b} \max \right) / P_{\text {tot }}
$$

Figure 22 shows the Transient Thermal Resistance vs. a single pulse time width.
Figure 23 and 24 refer to the L6202.
For the Multiwatt L6203 addition information is given by Figure 25 (Thermal Resistance JunctionAmbient vs. Total Power Dissipation) and Figure 26 (Peak Transient Thermal Resistance vs. Repetitive Pulse Width) while Figure 27 refers to the single pulse Transient Thermal Resistance.

Figure 21: Typical Rth J-amb vs. "On Board" Heatsink Area (L6201)


Figure 22: Typical Transient RTH in Single Pulse Condition (L6201)


Figurre 23: Typical RTh J-amb vs. Two "On Board" Square Heatsink (L6202)


Figure 24: Typical Transient Thermal Resistance for Single Pulses (L6202)


Figure 26: Typical Transient Thermal Resistance for Single Pulses with and without Heatsink (L6203)


Figure 25: Typical $\mathrm{R}_{\mathrm{Th}} \mathrm{J}$-amb of Multiwatt
Package vs. Total Power Dissipation


Figure 27: Typical Transient Thermal Resistance versus Pulse Width and Duty Cycle (L6203)


POWERDIP18 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 24.80 |  |  | 0.976 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 20.32 |  |  | 0.800 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 2.54 |  |  | 0.100 |



SO20 PACKAGE MECHANICAL DATA



PowerSO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 3.60 |  |  | 0.1417 |
| a1 | 0.10 |  | 0.30 | 0.0039 |  | 0.0118 |
| a2 |  |  | 3.30 |  |  | 0.1299 |
| a3 | 0 |  | 0.10 | 0 |  | 0.0039 |
| b | 0.40 |  | 0.53 | 0.0157 |  | 0.0209 |
| c | 0.23 |  | 0.32 | 0.009 |  | 0.0126 |
| D (1) | 15.80 |  | 16.00 | 0.6220 |  | 0.6299 |
| E | 13.90 |  | 14.50 | 0.5472 |  | 0.570 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| E1 (1) | 10.90 |  | 11.10 | 0.4291 |  | 0.437 |
| E2 |  |  | 2.90 |  |  | 0.1141 |
| G | 0 |  | 0.10 | 0 |  | 0.0039 |
| h |  |  | 1.10 |  |  |  |
| L | 0.80 |  | 1.10 | 0.0314 |  | 0.0433 |
| N | $10^{\circ}$ (max.) |  |  |  |  |  |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |
| T |  | 10.0 |  |  | 0.3937 |  |

(1) "D and E1" do not include mold flash or protrusions

- Mold flash or protrusions shall not exceed 0.15 mm ( 0.006 ")


MULTIWATT11 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.88 |  | 0.95 | 0.035 |  | 0.037 |
| G | 1.57 | 1.7 | 1.83 | 0.062 | 0.067 | 0.072 |
| G1 | 16.87 | 17 | 17.13 | 0.664 | 0.669 | 0.674 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 21.5 |  | 22.3 | 0.846 |  | 0.878 |
| L1 | 21.4 |  | 22.2 | 0.843 |  | 0.874 |
| L2 | 17.4 |  | 18.1 | 0.685 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.1 | 4.3 | 4.5 | 0.161 | 0.169 | 0.177 |
| M1 | 4.88 | 5.08 | 5.3 | 0.192 | 0.200 | 0.209 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1996 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

## STEPPER MOTOR DRIVER

ADVANCE DATA

- ABLE TO DRIVE BOTH WINDINGS OF BIPOLAR STEPPER MOTOR
- OUTPUT CURRENT UP TO 750mA EACH WINDING
- WIDE VOLTAGE RANGE 10 V TO 46 V
- HALF-STEP, FULL-STEP AND MICROSTEPPING MODE
- BUILT-IN PROTECTION DIODES
- INTERNAL PWM CURRENT CONTROL
- LOW OUTPUT SATURATION VOLTAGE
- DESIGNED FOR UNSTABILIZED MOTOR SUPPLY VOLTAGE
- INTERNAL THERMAL SHUTDOWN


## DESCRIPTION

The L6219 is a bipolar monolithic integrated circuits intended to control and drive both winding of a bipolar stepper motor or bidirectionally control two DC motors.
The L6219 with a few external components form a complete control and drive circuit for LS-TTL or microprocessor controlled stepper motor system. The power stage is a dual full bridge capable of sustaining 46 V and including four diodes for current recirculation.
A cross conduction protection is provided to avoid

simultaneous cross conduction during switching current direction.
An internal pulse-width-modulation (PWM) controls the output current to 750 mA with peak startup current up to 1A.
Wide range of current control from 750 mA (each bridge) is permitted by means of two logic inputs and an external voltage reference. A phase input to each bridge determines the load current direction.
A thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.

## BLOCK DIAGRAM



[^1]PIN CONNECTIONS (Top view)


PIN FUNCTIONS

| $\underset{\left({ }^{*}\right)}{\text { PLCC }}$ | $\left\lvert\, \begin{gathered} \text { PDIP \& } \\ \text { SO } \end{gathered}\right.$ | Name | Function |
| :---: | :---: | :---: | :---: |
| 1;2 | 1;2 | OUTPUT A | See pins 5;21 |
| 4;42 | 3;23 | SENSE RESISTOR | Connection to Lower Emitters of Output Stage for Insertion of Current Sense Resistor |
| 5;41 | 4;22 | COMPARATOR INPUT | Input connected to the comparators. The voltage across the sense resistor is feedback to this input throught the low pass filter RC CC. The higher power transistors are disabled when the sense voltage exceeds the reference voltage of the selected comparator. When this occurs the current decays for a time set by $R_{T} C_{T}\left(t_{\text {off }}=1.1 R_{T} C_{T}\right)$. See fig. 1 . |
| 8;38 | 5;21 | OUTPUT B | Output Connection. The output stage is a " H " bridge formed by four transistors and four diodes suitable for switching applications. |
| 6;7;17 | 6;19 | GROUND | See pins 7;18 |
| $\begin{gathered} 29 ; 39 ; \\ 40 \\ \hline \end{gathered}$ | 7;18 | GROUND | Ground Connection. With pins 6 and 19 also conducts heat from die to printed circuit copper. |
| 16;37 | 8;20 | INPUT 0 | See INPUT 1 (pins 9;17) |
| 19;30 | 9;17 | INPUT 1 | These pins and pins 8;20 (INPUT 0 ) are logic inputs which select the outputs of the comparators to set the current level. Current also depends on the sensing resistor and reference voltage. See Funcional Description. |
| 20;27 | 10;16 | PHASE | This TTL-compatible logic inputs sets the direction of current flow through the load. A high level causes current to flow from OUTPUT A (source) to OUTPUT B (sink). A schmitt trigger on this input provides good noise immunity and a delay circuit prevents output stage short circuits during switching. |
| 21;26 | 11;15 | REFERENCE voltage | A voltage applied to this pin sets the reference voltage of the comparators, this determining the output current (also thus depending on $\mathrm{R}_{\mathrm{s}}$ and the two inputs INPUT 0 and INPUT 1). |
| 22;25 | 12;14 | RC | A parallel RC network connected to this pin sets the OFF time of the higher power transistors. The pulse generator is a monostable triggered by the output of the comparators (toff $=1.1 R_{T} \mathrm{C}_{\mathrm{T}}$ ). |
| 24 | 13 | $\mathrm{V}_{\text {ss }}$ - LOGIC SUPPLY | Supply Voltage Input for Logic Circuitry |
| 44 | 24 | Vs - LOAD SUPPLY | Supply Voltage Input for the Output Stages. |

(*) Pins: $3,9,10,11,12,13,14,15,18,23,28,31,32,33,34,35,36,43$ are Not Connected.
Note: ESD on GND, $\mathrm{V}_{\mathrm{s}}, \mathrm{V}_{\mathrm{SS}}$, OUT 1A and OUT 2A is guaranteed up to 1.5 KV (Human Body Model, $1500 \Omega, 100 \mathrm{pF}$ ).

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{S}$ | Supply Voltage | 50 | V |
| $\mathrm{I}_{0}$ | Output Current (peak) | $\pm 1$ | A |
| $\mathrm{I}_{0}$ | Output Current (continuous) | $\pm 0.75$ | A |
| $\mathrm{~V}_{\text {SS }}$ | Logic Supply Voltage | 7 | V |
| $\mathrm{~V}_{\text {IN }}$ | Logic Input Voltage Range | -0.3 to +7 | V |
| $\mathrm{~V}_{\text {sense }}$ | Sense Output Voltage | 1.5 | V |
| $\mathrm{~T}_{J}$ | Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {op }}$ | Operating Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Description |  | PLCC | PDIP | SO | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {thj-case }}$ | Thermal Resistance Junction-case | Max. | 12 | 14 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thj }}$-amb | Thermal Resistance Junction-ambient | Max. | 45 (*) | 60 (*) | 75 (*) | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(*) With minimized copper area. $^{*}$
ELECTRICAL CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{S}=46 \mathrm{~V}, \mathrm{~V} S \mathrm{~s}=4.75 \mathrm{~V}\right.$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=5 \mathrm{~V}$; unless otherwise specified) See fig. 3.

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

OUTPUT DRIVERS (OUTA or OUTB)

| $\mathrm{V}_{S}$ | Motor Supply Range |  | 10 |  | 46 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icex | Output Leakage Current | $\begin{aligned} & \begin{array}{l} \text { VOUT }=\mathrm{Vs} \\ \text { V OUT }=0 \end{array} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & <1 \\ & <-1 \end{aligned}$ | $\begin{array}{r} 50 \\ -50 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{\text {CE(sat) }}$ | Output Saturation Voltage | Sink Driver, lout $=+500 \mathrm{~mA}$ <br> Sink Driver, lout $=+750 \mathrm{~mA}$ <br> Source Driver, lout $=-500 \mathrm{~mA}$ <br> Source Driver, lout $=-750 \mathrm{~mA}$ |  | $\begin{aligned} & 0.3 \\ & 0.7 \\ & 1.1 \\ & 1.3 \\ & \hline \end{aligned}$ | $\begin{gathered} 0.6 \\ 1 \\ 1.4 \\ 1.6 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Clamp Diode Leakage Current | V R $=50 \mathrm{~V}$ | - | <1 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{F}}$ | Clamp Diode Forward Voltage | Sink Diode <br> Source Diode IF $=750 \mathrm{~mA}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{array}{r} 1.5 \\ 1.5 \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {S(on) }}$ | Driver Supply Current | Both Bridges ON, No Load | - | 8 | 15 | mA |
| $\mathrm{I}_{\text {(off) }}$ | Driver Supply Current | Both Bridges OFF | - | 6 | 10 | mA |

CONTROL LOGIC

| $\mathrm{V}_{\operatorname{IN}(\mathrm{H})}$ | Input Voltage | All Inputs | 2.4 | - | - | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\operatorname{IN}(\mathrm{L})}$ | Input Voltage | All Inputs | - | - | 0.8 | V |
| $\mathrm{I}_{\operatorname{IN}(\mathrm{H})}$ | Input Current | $\mathrm{VIN}=2.4 \mathrm{~V}$ | - | $<1$ | 20 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IN}(\mathrm{L})}$ | Input Current | $\mathrm{VIN}=0.84 \mathrm{~V}$ | - | -3 | -200 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{REF}}$ | Reference Voltage | Operating | 1.5 | - | 7.5 | V |
| $\mathrm{I}_{\mathrm{SS}(\mathrm{ON})}$ | Total Logic Supply Current | $\mathrm{I}_{0}=\mathrm{I}_{1}=0.8 \mathrm{~V}$, No Load | - | 64 | 74 | mA |
| $\mathrm{I}_{\mathrm{SS}(\mathrm{OFF})}$ | Total Logic Supply Current | $\mathrm{I}_{0}=\mathrm{I}_{1}=2.4 \mathrm{~V}$, No Load | - | 10 | 14 | mA |

COMPARATORS

| $\mathrm{V}_{\text {REF }} / \mathrm{V}_{\text {sense }}$Current Limit Threshold (at trip <br> point | $\mathrm{I}_{\mathrm{o}}=\mathrm{I}_{1}=0.8 \mathrm{~V}$ | 9.5 | 10 | 10.5 | - |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{0}=2.4 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 13.5 | 15 | 16.5 | - |
|  | $\mathrm{I}_{\mathrm{l}}=0.8 \mathrm{~V}, \mathrm{I}_{1}=2.4 \mathrm{~V}$ | 25.5 | 30 | 34.5 | - |  |
| $\mathrm{t}_{\text {off }}$ | Cutoff Time | $\mathrm{Rt}=56 \mathrm{~K} \Omega \mathrm{C}_{\mathrm{t}}=820 \mathrm{pF}$ | - | 50 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{d}}$ | Turn Off Delay | Fig. 1 | - | 1 |  | $\mu \mathrm{~s}$ |

## ELECTRICAL CHARACTERISTICS (Continued)

| Symbol | Parameter | Test Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PROTECTION |  |  |  |  |  |  |


| $\mathrm{T}_{\mathrm{J}}$ | Thermal Shutdown Temperature |  | - | 170 | - | ${ }^{\circ} \mathrm{C}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 1


## FUNCTIONAL DESCRIPTION

The circuit is intended to drive both windings of a bipolar stepper motor.
The peak current control is generated through switch mode regulation.
There is a choice of three different current levels with the two logic inputs $I_{01}-I_{11}$ for winding 1 and $\mathrm{l}_{02}-\mathrm{I}_{12}$ for winding 2.
The current can also be switched off completely

## Input Logic ( $\mathrm{I}_{0}$ and $\mathrm{I}_{1}$ )

The current level in the motor winding is selected with these inputs. (See fig. 2)
If any of the logic inputs is left open, the circuit will treat it has a high level input.

| $\mathbf{I}_{\mathbf{0}}$ | $\mathbf{I}_{\mathbf{1}}$ | Current Level |
| :--- | :--- | :--- |
| $H$ | $H$ | No Current |
| L | H | Low Current $1 / 3 I_{0} \max$ |
| H | L | Medium Current $2 / 3 I_{0} \max$ |
| L | L | Maximum Current $I_{0} \max$ |

## Phase

This input determines the direction of current flow
in the windings, depending on the motor connections. The signal is fed through a Schmidt-trigger for noise immunity, and through a time delay in order to guarantee that no short-circuit occurs in the output stage during phase-shift.
High level on the PHASE input causes the motor current flow from Out A through the winding to Out B

## Current Sensor

This part contains a current sensing resistor (Rs), a low pass filter ( $\mathrm{R}_{\mathrm{c}}, \mathrm{C}_{\mathrm{c}}$ ) and three comparators.
Only one comparator is active at a time. It is activated by the input logic according to the current level chosen with signals $l_{0}$ and $l_{1}$.
The motor current flows through the sensing resistor Rs.
When the current has increased so that the voltage across $\mathrm{R}_{\mathrm{S}}$ becomes higher than the reference voltage on the other comparator input, the comparator goes high, which triggers the pulse generator.
The max peak current $I_{\max }$ can be defined by:

$$
I_{\max }=\frac{V_{\text {ref }}}{10 R_{\mathrm{s}}}
$$

Figure 2: Principle Operating Sequence


## Single-pulse Generator

The pulse generator is a monostable triggered on the positive going edge of the comparator output. The monostable output is high during the pulse time, toff , which is determined by the time components $R_{t}$ and $C_{t}$.

$$
t_{\text {off }}=1.1 \bullet R_{t} C_{t}
$$

The single pulse switches off the power feed to the motor winding, causing the winding current to decrease during toff.
If a new trigger signal should occur during toff, it is ignored.

## Output Stage

The output stage contains four Darlington transistors (source drivers) four saturated transistors (sink drivers) and eight diodes, connected in two H bridge.
The source transistors are used to switch the power supplied to the motor winding, thus driving a constant current through the winding.
It should be noted however, that is not permitted to short circuit the outputs.
Internal circuitry is added in order to increase the accuracy of the motor current particularly with low current levels.

## $\mathrm{V}_{\mathrm{s}}, \mathrm{V}_{\mathrm{ss}}, \mathrm{V}_{\text {Ref }}$

The circuit will stand any order of turn-on or turnoff the supply voltages $\mathrm{V}_{\mathrm{s}}$ and $\mathrm{V}_{\mathrm{ss}}$. Normal $\mathrm{dV} / \mathrm{dt}$ values are then assumed.
Preferably, $\mathrm{V}_{\text {Ref }}$ should be tracking $\mathrm{V}_{\text {Ss }}$ during power-on and power-off if $\mathrm{V}_{\mathrm{s}}$ is established.

## APPLICATION INFORMATIONS (Note 1)

Some stepper motors are not designed for continuous operation at maximum current. As the circuit drives a constant current through the motor, its temperature might increase exceedingly both at low and high speed operation.
Also, some stepper motors have such high core losses that they are not suited for switch mode current regulation.
Unused inputs should be connected to proper voltage levels in order to get the highest noise immunity.

As the circuit operates with switch mode current regulation, interference generation problems might arise in some applications. A good measure might then be to decouple the circuit with a 100 nF capacitor, located near the package between power line and ground.
The ground lead between $\mathrm{R}_{\mathrm{s}}$, and circuit GND should be kept as short as possible.
A typical Application Circuit is shown in Fig. 3.
Note that $\mathrm{C}_{t}$ must be NPO type or similar else.
To sense the winding current, paralleled metal film resistors are recommended ( $\mathrm{R}_{\mathrm{s}}$ )

Note 1 - Other information is available as "Smart Power Development System":
Test board HWL6219 (Stepper driver)
Software SWL6219 (Floppy disc)

Figure 3: Typical Application Circuit. (Pin out referred to DIP24 package)


DIP24 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX | MIN. | TYP. | MAX. |
| a1 |  | 0.63 |  |  | 0.025 |  |
| b |  | 0.45 |  |  | 0.018 |  |
| b1 | 0.23 |  | 0.31 | 0.009 |  | 0.012 |
| b2 |  | 1.27 |  |  | 0.050 |  |
| D |  |  | 32.2 |  |  | 1.268 |
| E | 15.2 |  | 16.68 | 0.598 |  | 0.657 |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 27.94 |  |  | 1.100 |  |
| F |  |  | 14.1 |  |  | 0.555 |
| I |  | 4.445 |  |  | 0.175 |  |
| L |  | 3.3 |  |  | 0.130 |  |



## PLCC44 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX |
| A | 17.4 |  | 17.65 | 0.685 |  | 0.695 |
| B | 16.51 |  | 16.65 | 0.650 |  | 0.656 |
| C | 3.65 |  | 3.7 | 0.144 |  | 0.146 |
| D | 4.2 |  | 4.57 | 0.165 |  | 0.180 |
| d1 | 2.59 |  | 2.74 | 0.102 |  | 0.108 |
| d2 |  | 0.68 |  |  | 0.027 |  |
| E | 14.99 |  | 16 | 0.590 |  | 0.630 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 12.7 |  |  | 0.500 |  |
| F |  | 0.46 |  |  | 0.018 |  |
| F1 |  | 0.71 |  |  | 0.028 |  |
| G |  |  | 0.101 |  |  | 0.004 |
| M |  | 1.16 |  |  | 0.046 |  |
| M1 |  | 1.14 |  |  | 0.045 |  |



SO24 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.35 |  | 2.65 | 0.093 |  | 0.104 |
| A1 | 0.10 |  | 0.30 | 0.004 |  | 0.012 |
| A2 |  |  | 2.55 |  |  | 0.100 |
| B | 0.33 |  | 0.51 | 0.013 |  | 0.0200 |
| C | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| D | 15.20 |  | 15.60 | 0.598 |  | 0.614 |
| E | 7.40 |  | 7.60 | 0.291 |  | 0.299 |
| e |  | 1.27 |  |  | 0,050 |  |
| H | 10.0 |  | 10.65 | 0.394 |  | 0.419 |
| h | 0.25 |  | 0.75 | 0.010 |  | 0.030 |
| k | $0^{\circ}$ (min.), $8^{\circ}$ (max.) |  |  |  |  |  |
| L | 0.40 |  | 1.27 | 0.016 |  | 0.050 |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## CURRENT CONTROLLER FOR STEPPING MOTORS

ADVANCE DATA

## DESCRIPTION

The L6506/D is a linear integrated circuit designed to sense and control the current in stepping motors and similar devices. When used in conjunction with the L293, L298, L7150, L6114/L6115, the chip set forms a constant current drive for an inductive load and performs all the interface function from the control logic thru the power stage.
Two or more devices may be synchronized using the sync pin. In this mode of operation the oscillator in the master chip sets the operating frequency in all chips.


BLOCK DIAGRAM (pin's number referred to DIP-18)


PIN CONNECTIONS (top view)


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage | 10 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | Input Signals | 7 | V |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation $\left(\mathrm{T}_{\mathrm{amb}}=70^{\circ} \mathrm{C}\right)$ for DIP18 |  |  |
|  | for SO20 | 1 | W |
| $\mathrm{~T}_{\mathrm{j}}$ | Junction Temperature | 0.8 | W |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Parameter | DIP18 | SO20 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $R_{\text {th } j \text {-amb }}$ | Thermal Resistance Junction-ambient | Max. | 80 | 100 |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |

ELECTRICAL CHARACTERESTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply Voltage |  | 4.5 |  | 7 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | $\mathrm{V}_{\mathrm{CC}}=7 \mathrm{~V}$ |  |  | 25 | mA |

## COMPARATOR SECTION

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathbb{I N}}$ | Input Voltage Range | $\mathrm{V}_{\text {sense }}$ Inputs | -0.3 |  | 3 | V |
| $\mathrm{~V}_{\mathrm{IO}}$ | Input Offset Voltage | $\mathrm{V}_{\mathbb{I N}}=1.4 \mathrm{~V}$ |  |  | $\pm 5.0$ | mV |
| $\mathrm{I}_{\mathrm{IO}}$ | Input Offset Current |  |  |  | $\pm 200$ | nA |
| $\mathrm{I}_{\mathrm{IB}}$ | Input Bias Current |  |  |  | 1 | $\mu \mathrm{~A}$ |
|  | Response time | $\mathrm{V}_{\text {REF }}=1.4 \mathrm{~V}$ V $\mathrm{V}_{\text {SENS }}=0$ to 5 V |  | 0.8 | 1.5 | $\mu \mathrm{~s}$ |

ELECTRICAL CHARACTERISTICS (continued)
COMPARATOR SECTION PERFORMANCE (Over Operating Temperature Range)

| Symbol | Parameter | Test Condtions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{I O}$ | Input Offset Voltage | $\mathrm{V}_{I N}=1.4 \mathrm{~V}$ |  |  | $\pm 20$ | mV |
| $\mathrm{I}_{\mathrm{IO}}$ | Input Offset Curent |  |  |  | $\pm 500$ | nA |

LOGIC SECTION (Over Operating Temperature Range - TTL compatible inputs \& outputs)

| Symbol | Parameter | Test Condtions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2 |  | $\mathrm{~V}_{\mathrm{S}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ <br> $\mathrm{loH}=400 \mu \mathrm{~A}$ | 2 | 3.5 |  | V |
| VOL | Ouptut Low Voltage | $\mathrm{VCC}=4.75 \mathrm{~V}$ <br> $\mathrm{l}_{\mathrm{OH}}=4 \mathrm{~mA}$ | 0.25 | 0.4 | V |  |
| Іон | Ouput Source Current - Outputs <br> $1-4$ | $\mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.75 |  |  | mA |

OSCILLATOR

| Symbol | Parameter | Test Condtions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {osc }}$ | Frequency Range |  | 5 |  | 70 | KHz |
| $\mathrm{V}_{\text {thL }}$ | Lower Threshold Voltage |  |  | $0.33 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| $\mathrm{V}_{\text {thH }}$ | Higher Threshold Voltage |  |  | $0.66 \mathrm{~V}_{\mathrm{CC}}$ |  | V |
| $\mathrm{R}_{\mathrm{i}}$ | Internal Discharge Resistor |  | 0.7 | 1 | 1.3 | $\mathrm{k} \Omega$ |

## CIRCUIT OPERATION

The L6506 is intended for use with dual bridge drivers, such as the L298, quad darlington arrays, such as the L7150, quad DMOS array such as L6114L6115, or discrete power transistors to drive stepper motors and other similar loads. The main function of the device is to sense and controlthe current in each of the load windings.
A common on-chip oscillator drives the dual chopper and sets the operating frequency for the pulse width modulated drive. The RC network on pin 1 sets the operating frequency which is given by the equation

$$
f=\frac{1}{0.69 R C} \text { for } R>10 K
$$

The oscillator provides pulses to set the two flipflops which in turn cause the outputs to activate the drive. When the current in the load winding reaches the programmed peak value, the voltage across the sense resistor ( $\mathrm{R}_{\text {sense }}$ ) is equal to $\mathrm{V}_{\text {ref }}$ and the corresponding comparator resets its flip-flop interrupting the drive current until the next oscillator pulse occurs. The peak current in each winding is programmed by selecting the value of the sense resis-
tor and $\mathrm{V}_{\text {ref. }}$. Since separate inputs are provided for each chopper, each of the loads may be programmed independently allowing the device to be used to implement microstepping of the motor. Lower threshold of L6506's oscillator is $1 / 3 \mathrm{~V}$ cc. Upper threshold is $2 / 3 \mathrm{~V}_{\mathrm{cc}}$ and internal discharge resistor is $1 \mathrm{~K} \Omega \pm 30 \%$.
Ground noise problems in multiple configurations can be avoided by synchronizing the oscillators. This may be done by connecting the sync pins of each of the devices with the oscillator output of the master device and connecting the R/C pin of the unused oscillators to ground.
The equations for the active time of the sync pulse (T2), the inactive time of the sync signal (T1) and the duty cycle can be found by looking at the figure 1 and are :

$$
\begin{gather*}
\mathrm{T} 2=0.69 \mathrm{C} 1 \frac{\mathrm{R} 1 \mathrm{RiN}^{2}}{\mathrm{R} 1+\mathrm{R}_{\mathrm{IN}}}  \tag{1}\\
\mathrm{~T} 1=0.69 \mathrm{R} 1 \mathrm{C} 1  \tag{2}\\
\mathrm{DC}=\frac{\mathrm{T} 2}{\mathrm{~T} 1+\mathrm{T} 2} \tag{3}
\end{gather*}
$$

By substituting equations 1 and 2 into equation 3 and solving for the value of R1 the following equations for the external components can be derived:

$$
\begin{align*}
R 1 & =\left(\frac{1}{D C}-2\right) R \mathrm{RIN}  \tag{4}\\
\mathrm{C} 1 & =\frac{\mathrm{T} 1}{0.69 \mathrm{R} 1} \tag{5}
\end{align*}
$$

Looking at equation 1 it can easily be seen that the minimum pulse width of $T 2$ will occur when the value of R1 is at its minimum and the value of R1 at its maximum. Therefore, when evaluating equation 4 the minimum value for R 1 of $700 \Omega$ ( $1 \mathrm{~K} \Omega-30 \%$ ) should be used to guarantee the required pulse width.

Figure 1 : Oscillator Circuit and Waveforms.


## APPLICATIONS INFORMATION

The circuits shown in figure 2 use the L6506 to implement constant current drives for stepper motors. Figure 2 shows the L6506 used with the L298 to drive a 2 phase bipolar motor. The peak current can be calculated using the equation:

$$
I_{\text {peak }}=\frac{V_{\text {ref }}}{R_{\text {sense }}}
$$

The circuit of Fig. 2 can be used in applications requiring different peak and hold current values by modifying the reference voltage.

The L6506 may be used to implement either full step or half step drives. In the case of 2 phase bipolar stepper motor applications, if a half step drive is used, the bridge requires an additional input to disable the power stage during the half step. If used in conjunction with the L298 the enable inputs may be used for this purpose.
For quad darlington array in 4 phase unipolar motor applications half step may be implemented using the 4 phase inputs.
The L6506 may also be used to implement microstepping of either bipolar or unipolar motors.

Figure 2 : Application Circuit Bipolar Stepper Motor Driver. (pin's number referred to DIP18)


DIP18 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | \#¢れ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIIN. |  | MAX: |
| a1 | 0.254 |  |  | 0.010 |  |  |
| B | 1.39 |  | 1.65 | 0.055 |  | 0.065 |
| b |  | 0.46 |  |  | 0.018 |  |
| b1 |  | 0.25 |  |  | 0.010 |  |
| D |  |  | 23.24 |  |  | 0.915 |
| E |  | 8.5 |  |  | 0.335 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 20.32 |  |  | 0.800 |  |
| F |  |  | 7.1 |  |  | 0.280 |
| 1 |  |  | 3.93 |  |  | 0.155 |
| L |  | 3.3 |  |  | 0.130 |  |
| Z |  | 1.27 | 1.59 |  | 0.050 | 0.063 |




SO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | men |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TyP. | MAX. | MIN. | TYP | MAX: |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | 45 (typ.) |  |  |  |  |  |
| D | 12.6 |  | 13.0 | 0.496 |  | 0.512 |
| E | 10 |  | 10.65 | 0.394 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| F | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| L | 0.5 |  | 1.27 | 0.020 |  | 0.050 |
| M |  |  | 0.75 |  |  | 0.030 |
| S | 8 (max.) |  |  |  |  |  |



แ

## L6506 -L6506D

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## HIGH PERFORMANCE MOTOR SPEED REGULATOR

- TACHIMETRIC SPEED REGULATION WITH NO NEED FOR AN EXTERNAL SPEED PICKUP
- V/I SUPPLEMENTARY PREREGULATION
- DIGITAL CONTROL OF DIRECTION AND MOTOR STOP
- SEPARATE SPEED ADJUSTMENT
- 5.5 V TO 18 V OPERATING SUPPLY VOLTAGE
- 1A PEAK OUTPUT CURRENT
- OUTPUT CLAMP DIODES INCLUDED
- SHORT CIRCUIT CURRENT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- DUMP PROTECTION (40V)
- ESD PROTECTION


## DESCRIPTION

TDA7272A are high performance motor speed controller for small power DC motors as used in cassette players.


Using the motor as a digital tachogenerator itself the performance of true tacho controlled systems is reached.
A dual loop control circuit provides long term stability and fast settling behaviour.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | DC Supply Voltage | 24 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | Dump Voltage $(300 \mathrm{~ms})$ | 40 | V |
| Io | Output Current | Internally limited |  |
| $\mathrm{P}_{\text {tot }}$ | Power Dissipation at $\mathrm{T}_{\text {pins }}=90^{\circ} \mathrm{C}$ <br> at $\mathrm{T}_{\text {amb }}=70^{\circ} \mathrm{C}$ | 4.3 | 1 |
| $\mathrm{~T}_{\mathrm{op}}$ | Operating Temperature Range | -40 to 85 | W |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

PIN CONNECTION (Top view)


## THERMAL DATA

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $R_{\text {th } j \text {-amb }}$ | Thermal Resistance Junction-ambient | max. | 80 |
| $\mathrm{R}_{\text {th } \mathrm{h} \text {-pins }}$ | Thermal Resistance Junction-pins | max. | 14 |

## TEST CIRCUIT



ELCTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{S}$ | Operating Supply Voltage |  | 5.5 |  | 18 | V |
| Is | Supply Current | No load |  | 5 | 12 | mA |
| OUTPUT STAGE |  |  |  |  |  |  |
| Io | Output Currente Pulse |  | 1 |  |  | A |
| lo | Output Currente Continuous |  | 250 |  |  | mA |
| $\mathrm{V}_{10,9,12}$ | Voltage Drop | $\mathrm{l}=250 \mathrm{~mA}$ |  | 1.2 | 1.5 | V |
| $\mathrm{V}_{11,9,12}$ | Voltage Drop | $\mathrm{l}_{\mathrm{O}}=250 \mathrm{~mA}$ |  | 1.7 | 2 | V |
| MAIN AMPLIFIER |  |  |  |  |  |  |
| $\mathrm{R}_{14}$ | Input Resistance |  | 100 |  |  | $\mathrm{K} \Omega$ |
| lb | Bias Current |  |  | 50 |  | nA |
| V off | Offset Voltage |  |  | 1 | 5 | mV |
| $\mathrm{V}_{\mathrm{R}}$ | Reference Voltage | Internal at non inverting input |  | 2.3 |  | V |

ELECTRICAL CHARACTERISTICS (Continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT SENSE AMPLIFIER |  |  |  |  |  |  |
| $\mathrm{R}_{8}$ | Input Resistance |  | 100 |  |  | $\mathrm{K} \Omega$ |
| GL | Loop Gain |  |  | 9 |  |  |
| TRIGGER AND MONOSTABLE STAGE |  |  |  |  |  |  |
| VIN1 | Input Allowed Voltage |  | -0.7 |  | 3 | V |
| RIN1 | Input Resistance |  |  | 500 |  | $\Omega$ |
| $\mathrm{V}_{\text {t Low }}$ | Trigger Level |  |  | 0 |  | V |
| $\mathrm{V}_{\text {TB }}$ | Bias Voltage (pin 1) |  | 15 | 20 | 25 | mV |
| $\mathrm{V}_{\text {T }}$ | Trigger Histeresis |  |  | 10 |  | mV |
| $\mathrm{V}_{2} \mathrm{REF}$ | Reference Voltage |  | 750 | 800 | 850 | mV |
| SPEED PROGRAMMING, DIRECTION CONTROL LOGIC AND CURRENT SOURCE PROGRAMMING |  |  |  |  |  |  |
| $\mathrm{V}_{18,19 \text { Low }}$ | Input Low Level |  |  |  | 0.7 | V |
| $\mathrm{V}_{18,19 \text { High }}$ | Input High Level |  | 2 |  |  | V |
| $\mathrm{l}_{18,19}$ | Input Current | $0<\mathrm{V}_{18,19}<\mathrm{V}_{\text {S }}$ |  | 2 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{17,20 \mathrm{REF}}$ | Reference Voltage |  | 735 | 800 | 865 | mV |

The TDA7272A novel applied solution is based on a tachometer control system without using such extra tachometer system. The information of the actual motor speed is extracted from the motor itself. A DC motor with an odd number of poles generates a motor current which contains a fixed number of discontinuities within each rotation. (6 for the 3 pole motor example on fig. 1)
Deriving this inherent speed information from the motor current, it can be used as a replacement of a low resolution AC tachometer system. Because the settling time of the control loop is limited on principle by the resolution in time of the tachome-
ter, this control principle offers a poor reaction time for motors with a low number of poles. The realized circuit is extended by a second feed forward loop in order to improve such system by a fast auxiliary control path.
This additional path senses the mean output current and varies the output voltage according to the voltage drop across the inner motor resistance. Apart from a current averaging filter, there is no delay in such loop and a fast settling behaviour is reached in addition to the long term speed motor accuracy.

Figure 1: Equivalent of a 3 Pole DC Motor (a) and Typical motor Current Waveform (b).


## BLOCK DESCRIPTION

The principle structure of the element is shown in fig. 2. As to be seen, the motor speed information is derived from the motor current sense drop across the resistors $\mathrm{R}_{\mathrm{S}}$; capacitor CD together with the input impedance of $500 \Omega$ at pin 1 realizes a high pass filter.
This pin is internally biased at 20 mV , each negative zero transition switches the input comparator. A 10 mV hysteresis improves the noise immunity.
The trigger circuit is followed by an internal delay time differentiator.
Thus, the system becomes widely independent of the applied waveform at pin 1, the differentiator triggers a monostable circuit which provides a constant current duration. Both, output current magnitude and duration T , are adjustable by ex-
ternal elements CT and RT.
The monostable is retriggerable ; this function prevents the system from fault stabilization at higherharmonics of the nominal frequency.
The speed programming current is generated by two separate external adjustable current sources. A corresponding digital input signal enables each current source for left or right rotation direction. Resistor RP1 and RP2 define the speed, the logical inputs are at pin 18 and 19.
At the inverting input (pin 14) of the main amplifier the reference current is compared with the pulsed monostable output current.
For the correct motor speed, the reference current matches the mean value of the pulsed monostable current. In this condition the charge of the feedback capacitor becomes constant.

Figure 2: Application Circuit.


The speed n of a k pole motor results :

$$
n=\frac{10.435}{C_{T} k R_{P}}
$$

and becomes independent of the resistor RT which only determines the current level and the duty cycle which should be $1: 1$ at the nominal speed for minimum torque ripple.
The second fast loop consists of a voltage to current converter which is driven at pin 8 by the low pass filter $R_{L}, C_{L}$. The output current at this stage is injected by a PNP current mirror into the inner resistor $\mathrm{R}_{\mathrm{B}}$. So the driving voltage of the output stage consists of the integrator output voltage plus the fast loop voltage contribution across $\mathrm{R}_{\mathrm{B}}$.
The power output stage realizes different modes depending on the logic status at pin 18 and 19.

- Normal operation for left and right mode : each upper TR of the bridge is used as voltage follower whereas the lower acts as a switch.
- Stop mode where the upper half is open and the lower is conductive.
- High impedance status where all power elements are switched-off.
The high impedance status is also generated when the supply voltage overcomes the 5 V to 20 $\checkmark$ operating range or when the chip temperature exceeds $150{ }^{\circ} \mathrm{C}$.
A short circuit protection limits the output current at 1.5 A. Integrated diodes clamp spikes from the inductive load both at $\mathrm{V}_{\mathrm{cc}}$ and ground.
The reference voltages are derived from a common bandgap reference. All blocks are widely supplied by an internal 3.5 V regulator which provides a maximum supply voltage rejection.


## PIN FUNCTION AND APPLICATION INFORMATION

PIN 1
Trigger input. Receives a proper voltage which contains the information of the motor speed. The waveform can be derived directly by the motor current (fig. 3). The external resistor generates a proper voltage drop. Together with the input resistance at pin $1[\operatorname{Rin}(1)=500 \Omega]$ the external capacitor $C_{D}$ realize a high pass filter which differentiates the commutation spikes of the motor current. The trigger level is 0 V .
The biasing of the pin 1 is 20 mV with a hysteresis of 10 mV . So the sensing resistance must be chosen high enough in order to obtain a negative spike of the least 30 mV on pin 1, also with minimum variation of motor current :

$$
\mathrm{Rs}_{\mathrm{s}} \geq \frac{30 \mathrm{mV}}{\Delta \mathrm{I}_{\text {MOT }} \mathrm{min} .}
$$

Such value can be too much high for the preregulation stage $V$-I and it could be necessary to split

Figure 3.


Figure 4.

them into 2 series resistors Rs = Rs1 + Rs2 (see fig. 4) as explained on pin 8 section.
The information can be taken also from an external tachogenerator. Fig. 5 shows various sources connections:
the input signal mustn't be lower than 0.7 V .

Figure 5.


## Pin 2

Timing resistor. An internal reference voltage ( $\mathrm{V} 2=0.8 \mathrm{~V}$ ) gives possibility to fix by an external resistor ( $\mathrm{RT}_{\mathrm{T}}$ ), from this pin and ground, the output current amplitude of the monostable circuit, which will be reflected into the timing capacitor (pin 3) ; the typical value would be about $50 \mu \mathrm{~A}$.

Figure 6.


## Pin 3

Timing capacitor. A constant current, determined by the pin 2 resistor, flowing into a capacitor between pin 3 and ground provides the output pulse width of the monostable circuit, the max voltage at pin 3 is fixed by an internal threshold : after reaching this value the capacitor is rapidly discharged and the pulse width is fixed to the value :

$$
\mathrm{T}_{\mathrm{on}}=2.88 \mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}} \text { (fig. 6) }
$$

Pin 4
Not connected.

## Pin 5

Ground. Connected with pins 6, 15, 16.

## Pin 6

Ground. Connected with pins 5, 15, 16.

## Pin 7

Not connected.

## Pin 8

Input V/I loop. Receives from pin 10, through a low pass filter, the voltage with the information of the current flowing into the motor and produces a negative resistance output :

$$
R_{\text {out }}=-9 R_{S}(\text { fig. } 7 \text { ) }
$$

Figure 7.


For compensating the motor resistance and avoiding instability :

$$
\mathrm{R}_{\mathrm{S}} \leq \frac{\mathrm{R}_{\text {MOTOR }}}{9}
$$

The optimization of the resistor Rs for the tachometric control must not give a voltage too high for the $\mathrm{V} / \mathrm{I}$ stage : one solution can be to divide in two parts, as shown in fig. 8, with :

$$
\begin{gathered}
\mathrm{R}_{\mathrm{S} 2}=\frac{\mathrm{R}_{\mathrm{M}}}{10} \text { and } \mathrm{R}_{\mathrm{S} 1}+\mathrm{R}_{\mathrm{S} 2} \geq \frac{30 \mathrm{mV}}{\Delta \mathrm{Imot} \min .} \\
\text { (see pin } 1 \text { sect.) }
\end{gathered}
$$

The low pass filter RL, CL must be calculated in order to reduce the ripple of the motor commutation at least 20 dB . Another example of possible pins 10-8 connections is showed on fig. 9. A choke can be used in order to reduce the radiation.

Figure 8.


Figure 9.


## Pin 9

Output motor left. The four power transistors are realized as darlington structures. The arrangement is controlled by the logic status at pins 18 and 19.
As before explained (see block description), in the normal left or right mode one of the lower darlington becomes saturated whereas the other remains open. The upper half of the bridge operates in the linear mode.
In stop condition both upper bridge darlingtons are off and both lower are on. In the high output impedance state the bridge is switched completely off.
Connecting the motor between pins 9 and 12 both left or right rotation can be obtained. If only one rotation sense is used the motor can be connected at only one output, by using only the upper bridge half. Two motors can be connected each at the each output : in such case they will work alternatively (see application section).
The internal diodes, together with the collector
substrate diodes, protect the output from inductive vol-tage spikes during the transition phase (fig. 10)

Figure 10.


Pin 10
Common sense output. From this pin the output current of the bridge configuration (motor current) is fed into Rs external resistor in order to generate a proper voltage drop.
The drop is supplied into pin 1 for tachometric control and into pin 8 for $\mathrm{V} / \mathrm{I}$ control (see pin 1 and pin 8 sections).

## Pin 11

Supply voltage.

## Pin 12

Output motor right. (see pin 9 section)

## Pin 13

Output main amplifier. The voltage on this pin results from the tachometric speed control and feeds the output stage.
The value of the capacitor $\mathrm{C}_{\mathrm{F}}$ (fig. 11), connected from pins 13 and 14, must be chosen low enough in order to obtain a short reaction time of the tachometric loop, and high enough in order to reduce the output ripple.
A compromise is reached when the ripple voltage (peak-to-peak) $V_{\text {rop }}$ is equal to $0.1 \mathrm{~V}_{\text {motor }}$ :

$$
C_{F}=2.3 \frac{C_{T}}{V_{R I P}}\left(1-\frac{R_{T}}{R_{P}}\right)
$$

with $\mathrm{V}_{\text {RIP }}=\mathrm{V}_{\text {FEM }}+\mathrm{I}_{\text {MOT }} \cdot \mathrm{R}_{\mathrm{MOT}}$ and with duty cycle $=50 \%$. (see pin 2-3 section)

Figure 11.


Figure 12.


In order to compensate the behaviour of the whole system regulator-motor-load (considering axis friction, load torque, inertias moment of the motor of the load. etc.) a RC series network is also connected between pins 13 and 14 (fig. 12). The value of $C_{A}$ and $R_{A}$ must been chosen experimentally as follows:

- Increase of 10 \% the speed with respect to the nominal value by connecting in parallel to $R_{p}$ a resistor with value about 10 time larger.
- Vary the $R_{A}$ and $C_{A}$ values in order to obtain at pin 13 a voltage signal with short response time and without oscillations. Fig. 13 shows the step response at pin 13 versus $\mathrm{R}_{\mathrm{A}}$ and $\mathrm{C}_{\mathrm{A}}$ values.
Pin 14

Figure 13.


Figure 14.


Inverting input of main amplifier. In this pin the current reference programmed at pins 20, 17 is compared with the current from the monostable (stream of rectangular pulses).
In steady-state condition (constant motor speed) the values are equal and the capacitor $\mathrm{C}_{\mathrm{F}}$ voltage is constant.
This means for the speed $\mathrm{n}(\min 1)$ :

$$
\mathrm{n}=\frac{10.435}{C_{T} k R_{P}}
$$

where " $k$ " is the number of collector segments. (poles)
The non inverting input of the main amplifier is internally connected to a reference voltage ( 2.3 V ).

## Pin 15

Ground.

## Pin 16

Ground.
Pin 17
Left speed adjustment. The voltage at this pin is fixed to a reference value of 0.8 V . A resistor from this pin and ground (fig. 14) fixes the reference current which will be compared with the medium output current of the monostable in order to fix the speed of the motor at the programmed value. The correct value of $\mathrm{R}_{\mathrm{p}}$ would be :

$$
R_{P}=\frac{10.435}{C_{T} k n}
$$

$\mathrm{n}=$ motor speed, $(\min -1)$
$\mathrm{k}=$ poles number
The control of speed can be done in different way:

- speed separately programmed in two senses of rotation (fig. 14-15) ;
- only one speed for the two senses of rotation (fig. 16) ;

Figure 15.


Figure 16.


Figure 17.


- speeds of the two senses a bit different (i.e. for compensating different pulley effects) (fig. 17) ;
- speed programmed with a DC voltage (fig. 18) i.e. with DA converter ;
- fast forward, by putting a resistor. In this case it is necessary that also at the higher speed for the duty cycle to be significately less than 1 (see value of $R_{T}, C_{T}$ on pin 2, pin 3 sections).
Fig. 19 shows the function controlled with a $\mu \mathrm{P}$.
Figure 18.



## Pin 18

Right function control. The voltages applied to this pin and to pin 19 determine the function, as showed in the table.

| CONDITION |  | OUTPUT FUNCTION | OUTPUT VOLTAGE |  |
| :---: | :---: | :---: | :---: | :---: |
| Pin 18 | Pin 19 |  | Pin 12 | Pin 9 |
| L | L | STOP | LOW | LOW |
| H | L | LEFT | LOW | REG |
| L | H | RIGHT | REG | LOW |
| H | H | OPEN | HIGH IMP. HIGH IMP. |  |

Figure 20: Typical application.


Figure 21: Tacho only speed regulation.


Figure 22: One direction regulator of one motor, or alternatively of two motors.


Figure 23: P.C. board and components layout of the circuits of Figg. 20, 21, 22.


APPLICATION SUGGESTION (Fig. 20,21,22) - (For a 2000 r.p.m. 3 pole DC motor with $R_{M}=16 \Omega$ )

| Components | Recommended value | Purpose | If larger | If smaller | Allowed range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Max. |
| $\mathrm{R}_{\text {S } 1}$ | $1 \Omega$ | Current sensing tacho loop. |  | Tacho loop do not regulate | 0 |  |
| RS2 | $1.5 \Omega$ | Current sensing V/I loop. | Instability may occur. | Motor regulator; undercompens. | 0 | RMOT/9 |
| $\mathrm{R}_{\mathrm{L}} ; \mathrm{C}_{\mathrm{L}}$ | $22 \mathrm{~K} \Omega-68 \mathrm{nF}$ | Spike filtering. | Slow V/I regulator response. | High output ripple. |  |  |
| $\mathrm{C}_{\mathrm{D}}$ | 68 nF | Pulse transf. |  |  | 33nF | 100 nF |
| $\mathrm{R}_{\mathrm{T}} ; \mathrm{C}_{\mathrm{T}}$ | $15 \mathrm{~K} \Omega-47 \mathrm{nF}$ | Current source programming to obtain a $50 \%$ duty cycle |  |  | $67 \mathrm{~K} \Omega$ | 30KW |
| $\mathrm{R}_{\mathrm{P} 1}$; $\mathrm{R}_{\text {P2 }}$ | $47 \mathrm{~K} \Omega$ trim. | Set of speed. | Low speed. | High speed | 0 |  |
| $\mathrm{C}_{\mathrm{F}}$ | Polyester 100nF | Optimization of integrator ripple and loop response time. | Lower ripple, slower tacho regulator response. | Higher ripple, faster response. | 10nF | 470nF |
| $\mathrm{Ra}_{\mathrm{A}} ; \mathrm{C}_{\mathrm{A}}$ | 220K 2 - 220 nF | Fast response with no overshoot. | Depending on electrmechanical system. |  | 10nF | 470nF |

Figure 24: Speed regulation vs. supply voltage (circuit of fig. 20).


Figure 26: In connection with a Presettable Counter and I/O peripheral the TDA7271A/TDA7272Acontrols the speed through a D/A Converter.


## POWERDIP 20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  | 24.80 |  | 0.346 | 0.976 |  |
| E |  | 22.84 |  |  | 0.900 |  |
| e |  |  |  |  |  |  |
| e3 |  |  |  |  |  |  |
| F |  |  |  |  |  |  |
| I |  |  |  |  |  |  |
| L |  |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

## STEPPER MOTOR DRIVER

ADVANCE DATA

- HALF-STEP AND FULL-STEP MODE
- BIPOLAR DRIVE OF STEPPER MOTOR FOR MAXIMUM MOTOR PERFORMANCE
- BUILT-IN PROTECTION DIODES
- WIDE RANGE OF CURRENT CONTROL 5 TO 1500 mA
- WIDE VOLTAGE RANGE 10 TO 50 V
- DESIGNED FOR UNSTABILIZED MOTOR SUPPLY VOLTAGE
- CURRENT LEVELS CAN BE SELECTED IN STEPS OR VARIED CONTINUOUSLY
- THERMAL OVERLOAD PROTECTION
- ALARM OUTPUT OR PRE-ALARM OUTPUT (see internal table)


## DESCRIPTION

The TEA3718 and TEA3718S are bipolar monolithic integrated circuits intended to control and drive the current in one winding of a bipolar stepper motor. The circuits consist of an LS-TTL compatible logic input, a current sensor, a monostable and an output stage with built-in protection diodes. Two TEA3718 or TEA3718S and a few external components form a complete control and drive unit for LS-TTL or mi-croprocessor-controlled stepper motor systems.


ORDERING NUMBERS: ORDERING NUMBER : TEA3718SDP TEA3718SFP TEA3718DP

MULTIWATT-15


ORDERING NUMBER : TEA3718SP

PIN CONNECTIONS (top views)


## TEA3718-TEA3718S

BLOCK DIAGRAM TEA3718S


## BLOCK DIAGRAM TEA3718



## PIN FUNCTIONS

| Name | Function |
| :---: | :--- |
| OUT B | Output Connection (with pin OUTA). The output stage is a "H" bridge formed by four <br> transistors and four diodes suitable for switching applications. |
| PULSE TIME | A parallel RC network connected to this pin sets the OFF time of the lower power <br> transistors. The pulse generator is a monostable triggered by the rising edge of the <br> output of the comparators (toff = 0.69 RTCT). |
| $\mathrm{V}_{\mathrm{S}}(\mathrm{B})$ | Supply Voltage Input for Half Output Stage |
| GND | Ground Connection. In SO-20L and Powerdip these pins also conduct heat from die <br> to printed circuit copper. |
| Vss $^{\text {IN1 }}$ | Supply Voltage Input for Logic Circuitry |
| PHASE | This pin and pin IN0 are logic inputs which select the outputs of three comparators to <br> set the current level. Current also depends on the sensing resistor and reference <br> voltage. See truth table. |
| IN0 | This TTL-compatible logic input sets the direction of current flow through the load. A <br> high level causes current to flow from OUT A (source) to OUT B (sink). A Schmitt <br> trigger on this input provides good noise immunity and a delay circuit prevents output <br> stage short circuits during switching. |
| COMPARATOR INPUT | See INPUT 1 <br> Input connected to the three comparators. The voltage across the sense resistor is <br> feedback to this input through the low pass filter RcCc. The lower power transistor <br> are disabled when the sense voltage exceeds the reference voltage of the selected <br> comparator. When this occurs the current decays for a time set by RTC,$~ T o f f ~=~ 0.69 ~$ |
| RTCT. |  |

## TEA3718-TEA3718S

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameters | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \\ & \mathrm{~V}_{\mathrm{S}} \end{aligned}$ | Supply Voltage | $\begin{gathered} 7 \\ 50 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $V_{1}$ | Input Voltage: Logic Inputs Analog Inputs Reference Input | $\begin{gathered} 6 \\ \text { VSS } \\ 15 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \\ & \text { V } \end{aligned}$ |
| $i_{i}$ | Input Current Logic Inputs Analog Inputs | $\begin{array}{r} -10 \\ -10 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| 10 | Output Current | $\pm 1.5$ | A |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| Top | Operating Ambient Temperature Range | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL DATA

| Symbol | Parameter | SO-20L | Powerdip | Multiwatt | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}}(\mathrm{j}-\mathrm{c})$ | Maximum Junction-case Thermal Resistance | 16 | 11 | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\mathrm{th}}(\mathrm{j}-\mathrm{a})$ | Maximum Junction-ambient Thermal Resistance | $60^{*}$ | $45^{*}$ | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

* Soldered on a $35 \mu \mathrm{~m}$ thick $4 \mathrm{~cm}^{2}$ PC board copper area.


## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ss}}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{s}}$ | Supply Voltage | 10 | - | 45 | V |
| $\mathrm{I}_{\mathrm{m}}$ | Output Current | 0.020 | - | 1.2 | A |
| $\mathrm{~T}_{\mathrm{amb}}$ | Ambient Temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time Logic Inputs | - | - | 2 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time Logic Inputs | - | - | 2 | $\mu \mathrm{~s}$ |

## COMPARISON TABLE

| Device | Current | Package | Alarm | Pre-Alarm |
| :---: | :---: | :---: | :---: | :---: |
| TEA3718SDP | 1.5 A | Powerdip 12+2+2 |  | not connected |
| TEA3718SFP | 1.5 A | SO-20L |  | x |
| TEA3718SP | 1.5 A | Multiwatt-15 | X |  |
| TEA3718DP | 1.5 A | Powerdip 12+2+2 | not connected |  |

## MAXIMUM POWER DISSIPATION



Figure 1.


Figure 2.


Rs $=1 \Omega$ INDUCTANCE FREE
$\mathrm{R}_{\mathrm{C}}=470 \Omega$
$\mathrm{C}_{\mathrm{C}}=820 \mathrm{pF}$ CERAMIC
$\mathrm{R}_{\mathrm{t}}=56 \mathrm{k} \Omega$
$\mathrm{C}_{\mathrm{t}}=820 \mathrm{pF}$ CERAMIC
$\mathrm{P}=500 \Omega$
$\mathrm{R}_{2}=1 \mathrm{~K}$

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V} \mathrm{CC}=5 \mathrm{~V}, \pm 5 \%, \mathrm{~V}_{\mathrm{mm}}=10 \mathrm{~V}\right.$ to $45 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$ ( $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ for TEA3718FP/SFP) unless otherwise specified)

| Symbol | Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  | - | - | 25 | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage - Logic Inputs |  | 2 | - | - | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage - Logic Inputs |  | - | - | 0.8 | V |
| $\mathrm{IIH}^{\text {I }}$ | High Level Input Current - Logic Inputs |  | - | - | 20 | $\mu \mathrm{A}$ |
| $1 /$ L | Low Level Input Current - Logic Inputs ( $\mathrm{VI}=0.4 \mathrm{~V}$ ) |  | -0.4 | - | - | mA |
| $V_{\text {CH }}$ <br> $V_{C M}$ <br> $V_{C L}$ | Comparator Thershold Voltage (VR $=5 \mathrm{~V}$ ) | $\begin{array}{ll} l_{0}=0 & l_{1}=0 \\ l_{0}=0 & l_{1}=0 \\ l_{0}=0 & l_{1}=1 \\ \hline \end{array}$ | $\begin{gathered} 390 \\ 230 \\ 65 \end{gathered}$ | $\begin{gathered} 420 \\ 250 \\ 80 \end{gathered}$ | $\begin{gathered} 440 \\ 270 \\ 90 \end{gathered}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CO}}$ | Comparator Input Current |  | -20 | - | 20 | $\mu \mathrm{A}$ |
| loff | Output Leakage Current ( $\mathrm{l}_{\mathrm{O}}=0, \mathrm{I}_{1}=1 \mathrm{~T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {sat }}$ | Total Saturation Voltage Drop ( $\mathrm{Im}=1 \mathrm{~A}$ )SO20/Powerdip <br> Multiwatt |  |  | - | $\begin{aligned} & 2.8 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $\mathrm{P}_{\text {tot }}$ | Total Power Disssipation $-\mathrm{I}_{\mathrm{m}}=1 \mathrm{~A}, \mathrm{f}_{\mathrm{s}}=30 \mathrm{KHz}$ |  | - | 3.1 | 3.6 | W |
| $\mathrm{t}_{\text {off }}$ | Cut off Time (see figure 1 and 2, $\mathrm{V}_{\mathrm{mm}}=10 \mathrm{~V}, \mathrm{~V}_{\text {ton }}>5 \mu \mathrm{~s}$ |  | 25 | 30 | 35 | ms |
| $\mathrm{t}_{\mathrm{d}}$ | Turn off Delay (see fig. 1 and $2, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{dVC} / \mathrm{dt}>50 \mathrm{mV} / \mu \mathrm{s}$ ) |  | - | 1.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {sat }}$ | Alarm Output Saturation Voltage - l O $=2 \mathrm{~mA} \quad$ (Multiwatt) |  | - | 0.8 | - | V |
| Iref | Reference Input Current, $\mathrm{V}_{\mathrm{R}}=5 \mathrm{~V}$ |  | - | 0.4 | 1 | mA |
| $\mathrm{V}_{\text {sat }}$ | Source Diode Transistor Pair Saturation Voltage | Powerdip $I_{m}=0.5 \mathrm{~A}$ Powerdip $I_{m}=1 \mathrm{~A}$ |  | $\begin{aligned} & 1.05 \\ & 1.35 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1.2(1.3) \\ & 1.5(1.7) \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
|  |  | Multiwatt $I_{m}=0.5 \mathrm{~A}$ <br> Multiwatt $I_{m}=1 \mathrm{~A}$ | - | - | $\begin{aligned} & 1.3 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $V_{f}$ | Diode Forward Voltage | $\begin{gathered} \mathrm{I}_{\mathrm{f}}=0.5 \mathrm{~A} \\ \mathrm{I}_{\mathrm{f}}=1 \mathrm{~A} \end{gathered}$ | - | $\begin{gathered} 1.1 \\ 1.25 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.5(1.6) \\ & 1.7(1.9) \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $I_{\text {sub }}$ | Substrate Leakage Current | $\mathrm{If}_{\mathrm{f}}=1 \mathrm{~A}$ | - | - | 5 | mA |
| $\mathrm{V}_{\text {sat }}$ | Sink Diode Transistor Pair Saturation Voltage | Powerdip $I_{m}=0.5 \mathrm{~A}$ <br> Powerdip $I_{m}=1 \mathrm{~A}$ |  | $\begin{gathered} 1 \\ 1.2 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.2(1.3) \\ & 1.3(1.5) \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
|  |  | Multiwatt $I_{m}=0.5 \mathrm{~A}$ <br> Multiwatt $I_{m}=1 \mathrm{~A}$ | - | - | $\begin{aligned} & 1.3 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $V_{f}$ | Diode Forward Voltage |  | - | $\begin{gathered} 1 \\ 1.1 \end{gathered}$ | $\begin{aligned} & 1.4(1.6) \\ & 1.5(1.9) \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |

Notes:
(...) Only for TEA3718SFP mounted in SO-20L package.

$I_{\text {raf }}$ VS JUNCTION TEMPERATURE


COMPARATOR INPUT CURRENT VS $T_{j}$ and $V_{C}$


## TEA3718-TEA3718S

FUNCTIONAL BLOCKS
Figure A: ALARM OUTPUT (TEA3718SP - TEA3718DP)


Figure B: PRE-ALARM OUTPUT (TEA3718SDP - TEA3718SFP)


ALARM OUTPUTS (TEA3718SP - TEA3718DP) The alarm output becomes low when the junction temperature reaches $\mathrm{T}^{\circ} \mathrm{C}$.
When an alarm condition occours, parts of the supply voltage (dividing bridge R - Rc) is fed to the comparator input pin (Fig. A)
Depending of the RcC value the behaviour of the circuit is different on alarm condition:

1) $R_{C}>80 \Omega \Rightarrow$ the output stage is switched off
2) $\mathrm{R}_{\mathrm{C}}>60 \Omega \Rightarrow$ the current in the motor windings is reduced according to the approximate formula: (see also fig. E and F)
with $\mathrm{V}_{\mathrm{TH}}=$ Threshold of the comparator $\left(\mathrm{V}_{\mathrm{CH}}\right.$, $\left.V_{C M}, V_{C L}\right) R=700 \Omega$ (typical)

For several Multiwatt packages a common detection can be obtained as in Fig. D

## PRE-ALARM OUTPUT

When the junction temperature reaches $\mathrm{T} 1^{\circ} \mathrm{C}$ (typ. $=170^{\circ} \mathrm{C}$ ) a prealarm signal is generated.

Soft thermal protection occours when function temperature reaches $\mathrm{T} 2(\mathrm{~T} 2>\mathrm{T} 1)$

$$
I_{m}=\frac{V_{T H}}{R_{S}}-\frac{V_{C C}}{R+R_{C}} \bullet \frac{R_{C}}{R_{S}}
$$

Figure C: Alarm Detection for Powerdip Package


Figure D: CommonDetection for Several Multiwatt Package


Figure E: (typical curve) Current Reduction in the Motor on Alarm Condition.


Figure F: ( $\mathrm{V}_{\text {ref }} 5 \mathrm{~V}$ ) Block Diagram for Half Current on Alarm Condition.


Notes: 1. Resistance values given here are for the $\mathrm{V}_{\text {ch }}$ threshold. They should be adjusted using other comparators threshold or other $\mathrm{V}_{\text {ref }}$ value.

TYPICAL APPLICATION


## FUNCTIONAL DESCRIPTION

The circuit is intended to drive a bipolar constant current through one motor winding. The constant current is generated through switch mode regulation.
There is a choice of threedifferent current levels with the two logic inputs $\operatorname{IN} 0$ and $\operatorname{IN} 1$. The current can also be switched off completely.

## INPUT LOGIC

If any of the logic inputs is left open, the circuit will treat it as a high level input.

| IN0 | IN1 | Current Level |
| :---: | :---: | :--- |
| H | H | No Current |
| L | H | Low Current |
| H | L | Medium Current |
| L | L | Maximum Current |

PHASE - This input determines the direction of current flow in the winding, depending on the motor connections. The signal is fed through a Schmidttrigger for noise immunity, and through a time delay in order to guarantee that no short-circuit occurs in the output stage during phase-shift. High level on the PHASE input causes the motor current flow from Out A through the winding to Out B.
$\mathrm{I}_{\mathrm{H}}$ and $\mathrm{I}_{\mathrm{H} 1}$ - The current level in the motor winding is selected with these inputs. The values of the different current levels are determined by the reference voltage $V_{R}$ togetherwith the value of the sensing resistor Rs.

## CURRENT SENSOR

This part contains a current sensing resistor ( Rs ), a low pass filter ( $\mathrm{R}_{\mathrm{c}}, \mathrm{C}_{\mathrm{C}}$ ) and three comparators. Only one comparator is active at a time. It is activated by the input logic according to the current level chosen with signals $\operatorname{IN} 0$ and $\operatorname{IN} 1$. The motor current flows through the sensing resistor Rs. When the current has increased so that the voltage across Rs becomes higher than the reference voltage on the other comparator input, the comparator outputgoes high, which triggers the pulse generator and its output goes high during a fixed pulse time (toff), thus switching off the power feed to the motor winding, and causing the motor current to decrease during toff.

## SINGLE-PULSE GENERATOR

The pulse generator is a monostable triggered on the positive going edge of the comparator output. The monostableoutputis high during the pulsetime, $t_{\text {off, }}$ which is determined by the timing components $\mathrm{R}_{\mathrm{t}}$ and $\mathrm{C}_{\mathrm{t}}$.

$$
\mathrm{t}_{\text {off }}=0.69 \cdot \mathrm{R}_{\mathrm{t}} \mathrm{C}_{\mathrm{t}}
$$

The single pulse switches off the power feed to the motor winding, causing the winding current to decrease during toff.
If a new trigger signal should occur during toff, it is ignored.

## OUTPUT STAGE

The output stage contains four Darlington transistors and four diodes, connected in an H -bridge. The two sinking transistors are used to switch the power supplied to the motor winding, thus driving a constant current through the winding.
It should be noted however, that it is not permitted to short circuit the outputs.

## Vss, Vs, Vr

The circuit will stand any order of turn-on or turn-off the supply voltages $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{S}}$. Normal $\mathrm{dV} / \mathrm{dtval}$ ues are then assumed.
Preferably, $\mathrm{V}_{\mathrm{R}}$ should be tracking $\mathrm{V}_{\text {ss }}$ during poweron and power-off if $\mathrm{V}_{\mathrm{s}}$ is established.

## ANALOG CONTROL

The current levels can be varied continuously if $\mathrm{V}_{\mathrm{R}}$ is varied with a circuit varying the voltage on the comparator terminal.

## POWER LOSSES Vs OUTPUT CURRENT




## APPLICATION NOTES

## MOTOR SELECTION

Some stepper motors are not designed for continuous operation at maximum current. As the circuit drives a constant current through the motor, its temperature might increase exceedinglyboth at low and high speed operation.
Also, some stepper motors have such high core losses that they are not suited for switch mode current regulation.

## UNUSED INPUTS

Unused inputs should be connected to proper voltage levels in order to get the highest noise immunity.

## INTERFERENCE

As the circuit operates with switch mode current regulation, interference generation problems might arise in some applications. A good measure might then be to decouple the circuit with a 15 nF ceramic capacitor, located near the package between power line $V_{S}$ and ground.
The ground lead between Rs, Cc and circuit GND should be kept as short as possible. This applies also to the lead between the sensing resistor $R s$ and point S, see FUNCTIONAL BLOCKS.

MULTIWATT15 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | Imet |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP | MAX: |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.02 | 1.27 | 1.52 | 0.040 | 0.050 | 0.060 |
| G1 | 17.53 | 17.78 | 18.03 | 0.690 | 0.700 | 0.710 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 21.9 | 22.2 | 22.5 | 0.862 | 0.874 | 0.886 |
| L1 | 21.7 | 22.1 | 22.5 | 0.854 | 0.870 | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.25 | 4.55 | 4.85 | 0.167 | 0.179 | 0.191 |
| M1 | 4.63 | 5.08 | 5.53 | 0.182 | 0.200 | 0.218 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |



TEA3718－TEA3718S

POWERDIP 16 PACKAGE MECHANICAL DATA

| DIM． | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN． | TYP． | MAX． | MIN． | TYP⿳⺈冂䒑山 | MAX |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 20.0 |  |  | 0.787 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 17.78 |  |  | 0.700 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| 1 |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 1.27 |  |  | 0.050 |



SO20 PACKAGE MECHANICAL DATA

| DIM. | mm |  |  | men |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 2.65 |  |  | 0.104 |
| a1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| a2 |  |  | 2.45 |  |  | 0.096 |
| b | 0.35 |  | 0.49 | 0.014 |  | 0.019 |
| b1 | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| C |  | 0.5 |  |  | 0.020 |  |
| c1 | 45 (typ.) |  |  |  |  |  |
| D | 12.6 |  | 13.0 | 0.496 |  | 0.512 |
| E | 10 |  | 10.65 | 0.394 |  | 0.419 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 11.43 |  |  | 0.450 |  |
| F | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| L | 0.5 |  | 1.27 | 0.020 |  | 0.050 |
| M |  |  | 0.75 |  |  | 0.030 |
| S | 8 (max.) |  |  |  |  |  |



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.
© 1994 SGS-THOMSON Microelectronics - All Rights Reserved
MULTIWATT ${ }^{\circledR}$ is a Registered Trademark of the SGS-THOMSON Microelectronics
SGS-THOMSON Microelectronics GROUP OF COMP ANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.


[^0]:    (*) High output impedance

[^1]:    This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

