

Technical documentation





SN74HC74, SN54HC74 SCLS094F - DECEMBER 1982 - REVISED JUNE 2021

# SNx4HC74 Dual D-Type Positive-Edge-Triggered Flip-Flops With Clear and Preset

## **1** Features

**Buffered** inputs •

Texas

**INSTRUMENTS** 

- Wide operating voltage range: 2 V to 6 V ٠
- Wide operating temperature range: -40°C to +85°C ٠
- Supports fanout up to 10 LSTTL loads ٠
- Significant power reduction compared to LSTTL logic ICs

## 2 Applications


- ٠ Convert a momentary switch to a toggle switch
- Divide a clock signal by 2 or 4

## **3 Description**

The SNx4HC74 devices contain two independent positive-edge-triggered flip-flops D-type with asynchronous preset and clear pins for each.

Device Information <sup>(1)</sup>										
PART NUMBER	PACKAGE	BODY SIZE (NOM)								
SN74HC74D	SOIC (14)	8.70 mm × 3.90 mm								
SN74HC74DB	SSOP (14)	6.50 mm × 5.30 mm								
SN74HC74N	PDIP (14)	19.30 mm × 6.40 mm								
SN74HC74NS	SO (14)	10.20 mm × 5.30 mm								
SN74HC74PW	TSSOP (14)	5.00 mm × 4.40 mm								
SN54HC74J	CDIP (14)	21.30 mm × 7.60 mm								
SN54HC74W	CFP (14)	9.20 mm × 6.29 mm								
SN54HC74FK	LCCC (20)	8.90 mm × 8.90 mm								

For all available packages, see the orderable addendum at (1) the end of the data sheet.







# **Table of Contents**

1 Features	
2 Applications	
4 Revision History	
5 Pin Configuration and Functions	
Pin Functions	
6 Specifications	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings 4	
6.3 Recommended Operating Conditions4	
6.4 Thermal Information5	
6.5 Electrical Characteristics - 745	
6.6 Electrical Characteristics - 546	
6.7 Timing Requirements - 746	
6.8 Timing Requirements - 547	
6.9 Switching Characteristics - 747	
6.10 Switching Characteristics - 548	
6.11 Operating Characteristics8	
6.12 Typical Characteristics8	
7 Parameter Measurement Information9	

8 Detailed Description	10
8.1 Overview	10
8.2 Functional Block Diagram	
8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	16
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Support Resources	
12.3 Trademarks	
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	17


## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	hanges from Revision E (December 2015) to Revision F (June 2021)	Page
•	Updated to new data sheet standards	1
•	R <sub>0JA</sub> increased for the D (86 to 133.6 °C/W), DB (96 to 107.7 °C/W), NS (76 to 122.6 °C/W), and PW (113	3 to
	151.7 °C/W) and decreased for the N package (80 to 61.9 °C/W)	5



## **5** Pin Configuration and Functions



### D, DB, N, NS, PW, J, or W Package 14-Pin SOIC, SSOP, PDIP, SO, TSSOP, CDIP, or CFP Top View



### **Pin Functions**

	PIN									
NAME	D, DB, N, NS, PW, J, or W	FK	I/O	DESCRIPTION						
1 CLR	1	2	Input	Channel 1, Clear Input, Active Low						
1D	2	3	Input	Channel 1, Data Input						
1CLK	3	4	Input	Channel 1, Positive edge triggered clock input						
1 PRE	4	6	Input	Channel 1, Preset Input, Active Low						
1Q	5	8	Output	Channel 1, Output						
1 Q	6	9	Output	Channel 1, Inverted Output						
GND	7	10	_	Ground						
2 Q	8	12	Output	Channel 2, Inverted Output						
2Q	9	13	Output	Channel 2, Output						
2 PRE	10	14	Input	Channel 2, Preset Input, Active Low						
2CLK	11	16	Input	Channel 2, Positive edge triggered clock input						
2D	12	18	Input	Channel 2, Data Input						
2 CLR	13	19	Input	Channel 2, Clear Input, Active Low						
V <sub>CC</sub>	14	20	_	Positive Supply						
NC		1, 5, 7, 11, 15, 17	_	Not internally connected						



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I}$ < -0.5 V or $V_{I}$ > $V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_{I}$ < -0.5 V or $V_{I}$ > $V_{CC}$		±20	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
TJ	Junction temperature <sup>(3)</sup>		150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) Guaranteed by design.

## 6.2 ESD Ratings

			VALUE	UNIT
	Flastractatia diasharaa	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>		
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		2	5	6	V		
		V <sub>CC</sub> = 2 V	1.5					
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V		
		V <sub>CC</sub> = 6 V	4.2					
		V <sub>CC</sub> = 2 V			0.5			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V		
		V <sub>CC</sub> = 6 V			1.8			
VI	Input voltage		0		V <sub>CC</sub>	V		
Vo	Output voltage		0		V <sub>CC</sub>	V		
		V <sub>CC</sub> = 2 V			1000			
Δt/Δv	Input transition rise and fall rate	V <sub>CC</sub> = 4.5 V			500	ns		
		V <sub>CC</sub> = 6 V			400			
т	Operating free oir temperature	SN54HC00	-55		125	°C		
T <sub>A</sub>	Operating free-air temperature	SN74HC00	-40		85	- °C		



## 6.4 Thermal Information

				SN74HC74						
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	J (CDIP)	W (CFP)	FK (LCCC)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	133.6	107.7	61.9	122.6	151.7	N/A	N/A	N/A	°C/W
R <sub>θ</sub> JC(to p)	Junction-to-case (top) thermal resistance	89.0	57.4	49.7	81.8	79.4	15.05	14.65	5.61	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	89.5	57.9	41.7	83.8	94.7	N/A	N/A	N/A	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	45.5	17.6	29.3	45.4	25.2	N/A	N/A	N/A	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	89.1	57.2	41.4	83.4	94.1	N/A	N/A	N/A	°C/W
R <sub>θ</sub> JC(bo t)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics - 74

over operating free-air temperature range; typical values measured at  $T_A = 25^{\circ}C$  (unless otherwise noted).

			0 / 11		Operating free-air temperature (T <sub>A</sub> )													
1	PARAMETER	TEST CONDITIONS		ONS V <sub>CC</sub>		25°C		-40°	C to 85°	C	UNIT							
					MIN	TYP	MAX	MIN	TYP	MAX								
				2 V	1.9	1.998		1.9										
			I <sub>OH</sub> = –20 μA	4.5 V	4.4	4.499		4.4										
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		6 V	5.9	5.999		5.9			V							
	output voltage		I <sub>OH</sub> =4 mA	4.5 V	3.98	4.3		3.84										
			I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.8		5.34										
				2 V		0.002	0.1			0.1								
		but $V_I = V_{IH}$	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1			0.1								
V <sub>OL</sub>	Low-level output					$V_{I} = V_{IH}$ or $V_{IL}$						6 V		0.001	0.1			0.1
	Vollage		I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26			0.33								
			I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26			0.33								
I <sub>I</sub>	Input leakage current	$V_{I} = V_{CC} c$	or O	6 V			±0.1			±1	μA							
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or 0	I <sub>O</sub> = 0	6 V			4			40	μA							
Ci	Input capacitance		·	2 V to 6 V		3	10			10	pF							



## 6.6 Electrical Characteristics - 54

over energing free air temperature rep	regime two levels are required at $TA = 25^{\circ}C$	(uplace otherwise noted)
over operating nee-air temperature ran	ge; typical values measured at TA = 25°C	(unless otherwise noted).

							Opera	ting free	air tem	perature	e (T <sub>A</sub> )									
PARAMETER		R TEST CONDITIONS V <sub>CC</sub> 25°C -40°C to 85°C -55°C to 1		C to 125	5°C	UNIT														
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX							
				2 V	1.9	1.998		1.9			1.9									
			Ι <sub>ΟΗ</sub> = -20 μΑ	4.5 V	4.4	4.499		4.4			4.4									
Vou	High-level	$V_{I} = V_{IH}$ or	h., ,	6 V	5.9	5.999		5.9			5.9									
	output voltage	VIL	I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.84			3.7			V						
						I <sub>OH</sub> = -7.8 mA	6 V	5.48	5.8		5.34			5.2						
					2 V		0.002	0.1			0.1			0.1						
		ut $V_{I} = V_{IH}$ or $V_{IL}$			I <sub>OL</sub> = 20	I <sub>OL</sub> = 20 μΑ	4.5 V		0.001	0.1			0.1			0.1				
VOL	Low-level output		h., ,	6 V		0.001	0.1			0.1			0.1	v						
	voltage		VIL	VIL	VIL	V <sub>IL</sub>	VIL	VIL	V <sub>IL</sub>	I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26			0.33			0.4
			I <sub>OL</sub> = 7.8 mA	6 V		0.15	0.26			0.33			0.4							
I <sub>I</sub>	Input leakage current	$V_{I} = V_{CC} \text{ or } 0$		6 V			±0.1			±1			±1	μA						
I <sub>CC</sub>	Supply current	$V_1 = V_{CC}$ or 0	I <sub>O</sub> = 0	6 V			2			20			40	μA						
Ci	Input capacitance			2 V to 6 V		3	10			10			10	pF						

## 6.7 Timing Requirements - 74

over operating free-air temperature range (unless otherwise noted)

				0	perating	free-air t	emperat	ure (T <sub>A</sub> )		
			V <sub>cc</sub>		25°C		-40°	°C to 85°	С	UNIT
			-	MIN	TYP	MAX	MIN	TYP	MAX	
			2 V			6			5	
f <sub>clock</sub>	Clock frequency		4.5 V			31			25	MHz
			6 V	0		36	0		29	
			2 V			100			125	
		$\overline{PRE}$ or $\overline{CLR}$ low	4.5 V			20			25	
1	Pulse duration		6 V			14			21	20
t <sub>w</sub>	Pulse duration		2 V			80			100	ns
		CLK high or low	4.5 V			16			20	
			6 V			14			17	
			2 V			100			125	
		Data	4.5 V			20			25	
1	Catur time before CLKA		6 V			17			21	20
t <sub>su</sub>	Setup time before CLK↑		2 V			25			30	ns
		PRE or CLR inactive	4.5 V			5			6	
			6 V			4			5	
			2 V	0			0			
th	Hold time, data after CLK↑		4.5 V	0			0			ns
			6 V	0			0			



## 6.8 Timing Requirements - 54

				Operating free-air temperature (T <sub>A</sub> )												
			V <sub>cc</sub>		25°C		–40°	C to 85	5°C	–55°	C to 12	5°C	UNIT			
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
			2 V			6			5			4.2				
f <sub>clock</sub>	Clock frequency		4.5 V			31			25			21	ns			
			6 V	0		36	0		29	0		25				
			2 V			100			125			150				
		PRE or CLR	4.5 V			20			25			30				
tw	Pulse duration		6 V			14			21			25	ns			
'w		CLK high or low	2 V			80			100			120	115			
			4.5 V			16			20			24				
			6 V			14			17			20				
			2 V			100			125			150				
			Data	4.5 V			20			25			30			
+	Satur time before CLK*						6 V			17			21			25
t <sub>su</sub>	Setup time before CLK↑		2 V			25			30			40	115			
		PRE or CLR	PRE or CLR inactive	4.5 V			5			6			8			
			6 V			4	4 5		7		7	1				
			2 V	0			0			0						
th	Hold time, data after CLK↑					4.5 V	0			0			0			MHz
			6 V	0			0			0						

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

## 6.9 Switching Characteristics - 74

over operating free-air temperature range (unless otherwise noted)

					Op	Operating free-air temperature (T <sub>A</sub> )							
	PARAMETER	FROM	то	V <sub>cc</sub>		25°C		<b>-40°</b>	C to 85°	°C	UNIT		
					MIN	TYP	MAX	MIN	TYP	MAX			
				2 V	6	10		6					
f <sub>max</sub>				4.5 V	31	50		25			MHz		
				6 V	36	60		29					
				2 V		70	230			290			
	Dranagation dalay	PRE or CLR	Q or $\overline{Q}$	4.5 V		20	46			58			
+		0		6 V		15	39			49	20		
t <sub>pd</sub>	Propagation delay			2 V		70	175			220	ns		
		CLK	Q or $\overline{Q}$	4.5 V		20	35			44			
				6 V		15	30			39			
				2 V		28	75			95			
tt	Transition-time		Q or $\overline{Q}$	4.5 V		8	15			19	ns		
				6 V		6	13			16			



## 6.10 Switching Characteristics - 54

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

					Operating free-air temperature (T <sub>A</sub> )									
	PARAMETER	FROM	то	V <sub>cc</sub>		25°C		-40°	C to 8	5°C	–55°(	C to 12	5°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
				2 V	6	10		6			4.2			
f <sub>max</sub>				4.5 V	31	50		25			21			MHz
				6 V	36	60		29			25			
				2 V		70	230			290			345	
	Descention delay	PRE or CLR	Q or $\overline{Q}$	4.5 V		20	46			58			69	
+				6 V		15	39			49			59	20
t <sub>pd</sub>	Propagation delay			2 V		70	175			220			250	ns
		CLK	Q or $\overline{Q}$	4.5 V		20	35			44			50	
				6 V		15	30			39			42	
				2 V		28	75			95			110	
tt	Transition-time		Q or $\overline{Q}$	4.5 V		8	15			19			22	ns
				6 V		6	13			16			19	


### 6.11 Operating Characteristics

over operating free-air temperature range; typical values measured at T<sub>A</sub> = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	No load	2 V to 6 V		35		pF

## 6.12 Typical Characteristics


T<sub>A</sub> = 25°C






## 7 Parameter Measurement Information


- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>t</sub> < 6 ns.</li>
- · The outputs are measured one at a time, with one input transition per measurement.



A. C<sub>L</sub>= 50 pF and includes probe and jig capacitance. Figure 7-1. Load Circuit







A. t<sub>t</sub> is the greater of t<sub>r</sub> and t<sub>f</sub>.
 Figure 7-2. Voltage Waveforms Transition Times





Figure 7-4. Voltage Waveforms Pulse Width



A. The maximum between  $t_{PLH}$  and  $t_{PHL}$  is used for  $t_{pd}$ .

Figure 7-5. Voltage Waveforms Propagation Delays




## 8 Detailed Description

### 8.1 Overview

The SNx4HC74 devices contain two independent D-type positive-edge-triggered flip-flops with asynchronous preset and clear pins for each.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Section 6.1* must be followed at all times.

The SN74HC74 can drive a load with a total capacitance less than or equal to the maximum load listed in the *Section 6.9* connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Section 6.1*.

### 8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Section 6.5*. The worst case resistance is calculated with the maximum input voltage, given in the *Section 6.1*, and the maximum input leakage current, given in the *Section 6.5*, using ohm's law ( $R = V \div I$ ).

Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the *Section* 6.3 to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.




### 8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-1.

### CAUTION

Voltages beyond the values specified in the Section 6.1 table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clampcurrent ratings are observed.



### Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

### 8.4 Device Functional Modes

	INP	UTS		OUTPUTS				
PRE	CLR	CLK	D	Q	Q			
L	Н	Х	Х	Н	L			
Н	L	Х	X	L	н			
L	L	Х	X	H <sup>(1)</sup>	H <sup>(1)</sup>			
Н	Н	<b>↑</b>	н	Н	L			
н	н	<b>↑</b>	L	L	н			
Н	Н	L	x	Q <sub>0</sub>	Q 0			

### Table 8-1. Function Table

(1) This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



## **9** Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

Toggle switches are typically large, mechanically complex and relatively expensive. It is desirable to use a momentary switch instead because they are small, mechanically simple and low cost. Some systems require a toggle switch's functionality but are space or cost constrained and must use a momentary switch instead.

If the data input (D) of the D-type flip-flop is tied to the inverted output ( $\overline{Q}$ ), then each clock pulse will cause the value at the output (Q) to toggle. The momentary switch can be debounced and connected through a Schmitt-trigger buffer to the clock input (CLK) to toggle the output.

This application also utilizes a power-on reset circuit to ensure that the output always starts in the LOW state when power is applied.

### 9.2 Typical Application




Figure 9-1. Typical application schematic

### 9.2.1 Design Requirements

### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the Section 6.3. The supply voltage sets the device's electrical characteristics as described in the Section 6.5.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HC74 plus the maximum supply current,  $I_{CC}$ , listed in the Section 6.5. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or  $V_{CC}$  listed in the Section 6.1.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and  $C_{pd}$  Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.



### CAUTION

The maximum junction temperature,  $T_J(max)$  listed in the Section 6.1, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Section 6.1. These limits are provided to prevent damage to the device.

### 9.2.1.2 Input Considerations

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HC74, as specified in the *Section 6.5*, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74HC74 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the *Section* 6.3.

Refer to the Section 8.3 for additional information regarding the inputs for this device.

### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Section 6.5*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OH}$  specification in the *Section 6.5*.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to Section 8.3 for additional information regarding the outputs for this device.

### 9.2.1.4 Timing Considerations

The SN74HC74 is a clocked device. As such, it requires special timing considerations to ensure normal operation.

Primary timing factors to consider:

- Maximum clock frequency: the maximum operating clock frequency defined in Section 6.7 is the maximum frequency at which the device is guaranteed to function. This value refers specifically to the triggering waveform, measuring from one trigger level to the next.
- Pulse duration: ensure that the triggering event duration is larger than the minimum pulse duration, as defined in the Section 6.7.
- Setup time: ensure that the data has changed at least one setup time prior to the triggering event, as defined in the Section 6.7.
- Hold time: ensure that the data remains in the desired state at least one hold time after the triggering event, as defined in the Section 6.7.

### 9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Section 11*.
- Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal
  performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC74
  to the receiving device.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_O(max)) \Omega$ . This will ensure that the maximum output current from the *Section 6.1* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.

Copyright © 2021 Texas Instruments Incorporated

9.2.3 Application Curves



4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

# Not θ

Figure 9-2. Waveform for non-debounced switch.




Figure 9-3. Waveform for debounced switch.



## **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 6.3. Each V<sub>CC</sub> terminal should have a bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Figure 11-1*.



## 11 Layout

## **11.1 Layout Guidelines**

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

### 11.2 Layout Example




Figure 11-1. Example layout for the SN74HC74



## 12 Device and Documentation Support

### **12.1 Documentation Support**

### 12.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- Designing with Logic

### **12.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8405601VCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8405601VC A SNV54HC74J	Samples
5962-8405601VDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8405601VD A SNV54HC74W	Samples
84056012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84056012A SNJ54HC 74FK	Samples
8405601CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8405601CA SNJ54HC74J	Samples
8405601DA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8405601DA SNJ54HC74W	Samples
JM38510/65302B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65302B2A	Samples
JM38510/65302BCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65302BCA	Samples
JM38510/65302BDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65302BDA	Samples
M38510/65302B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65302B2A	Samples
M38510/65302BCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65302BCA	Samples
M38510/65302BDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65302BDA	Samples
SN54HC74J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC74J	Samples
SN74HC74D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74DBRG4	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74DE4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples



### www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC74DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74DT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74N	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC74N	Samples
SN74HC74NE4	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC74N	Samples
SN74HC74NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74PWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SN74HC74PWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC74	Samples
SNJ54HC74FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84056012A SNJ54HC 74FK	Samples
SNJ54HC74J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8405601CA SNJ54HC74J	Samples
SNJ54HC74W	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8405601DA SNJ54HC74W	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



#### www.ti.com

# PACKAGE OPTION ADDENDUM

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF SN54HC74, SN54HC74-SP, SN74HC74 :

- Catalog : SN74HC74, SN54HC74
- Automotive : SN74HC74-Q1, SN74HC74-Q1
- Enhanced Product : SN74HC74-EP, SN74HC74-EP
- Military : SN54HC74
- Space : SN54HC74-SP

### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects





- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

Texas Instruments


www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nomina												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC74DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC74DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74HC74DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC74DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC74DR	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC74DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC74DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC74DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC74NSR	SO	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74HC74PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC74PWR	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74HC74PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Mar-2022




*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC74DBR	SSOP	DB	14	2000	853.0	449.0	35.0
SN74HC74DR	SOIC	D	14	2500	364.0	364.0	27.0
SN74HC74DR	SOIC	D	14	2500	853.0	449.0	35.0
SN74HC74DR	SOIC	D	14	2500	340.5	336.1	32.0
SN74HC74DR	SOIC	D	14	2500	366.0	364.0	50.0
SN74HC74DRG4	SOIC	D	14	2500	340.5	336.1	32.0
SN74HC74DRG4	SOIC	D	14	2500	853.0	449.0	35.0
SN74HC74DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HC74NSR	SO	NS	14	2000	853.0	449.0	35.0
SN74HC74PWR	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74HC74PWR	TSSOP	PW	14	2000	366.0	364.0	50.0
SN74HC74PWT	TSSOP	PW	14	250	853.0	449.0	35.0



www.ti.com

### TUBE



Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-8405601VDA	W	CFP	14	1	506.98	26.16	6220	NA
84056012A	FK	LCCC	20	1	506.98	12.06	2030	NA
JM38510/65302B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
M38510/65302B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74HC74D	D	SOIC	14	50	506.6	8	3940	4.32
SN74HC74D	D	SOIC	14	50	507	8	3940	4.32
SN74HC74DE4	D	SOIC	14	50	506.6	8	3940	4.32
SN74HC74DE4	D	SOIC	14	50	507	8	3940	4.32
SN74HC74DG4	D	SOIC	14	50	507	8	3940	4.32
SN74HC74DG4	D	SOIC	14	50	506.6	8	3940	4.32
SN74HC74N	Ν	PDIP	14	25	506	13.97	11230	4.32
SN74HC74N	Ν	PDIP	14	25	506	13.97	11230	4.32
SN74HC74NE4	Ν	PDIP	14	25	506	13.97	11230	4.32
SN74HC74NE4	Ν	PDIP	14	25	506	13.97	11230	4.32
SN74HC74PW	PW	TSSOP	14	90	530	10.2	3600	3.5
SN74HC74PWG4	PW	TSSOP	14	90	530	10.2	3600	3.5
SNJ54HC74FK	FK	LCCC	20	1	506.98	12.06	2030	NA

\*All dimensions are nominal

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated