


- ▼ Simple Drive Requirement
- ▼ Easy for DC/DC Buck Converter Application
- ▼ RoHS Compliant & Halogen-Free





CH-1	$BV_{DSS}$	30V
	$R_{DS(ON)}$	5m $\Omega$
CH-2	$BV_{DSS}$	30V
	$R_{DS(ON)}$	1.9m $\Omega$

## Description

XSem MOSFETs provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The control MOSFET (CH-1) and synchronous MOSFET (CH-2) co-package for synchronous buck converters. The package provide optimal efficiency with low stray inductance and very low on-resistance.



PMPAK 5x6

PMPAK<sup>®</sup> 5x6

## Absolute Maximum Ratings @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
$V_{DS}$	Drain-Source Voltage	30	30	V
$V_{GS}$	Gate-Source Voltage	+20	+20	V
$I_D @ T_C=25^\circ\text{C}$	Drain Current (Package Limited)	55	85	A
$I_D @ T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10V^3$	16	27	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 10V^3$	12.8	21.8	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	120	240	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	2.08	2.27	W
$E_{AS}$	Single Pulse Avalanche Energy <sup>6</sup>	18	32	mJ
$T_{STG}$	Storage Temperature Range	-55 to 150		$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150		$^\circ\text{C}$

## Thermal Data

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
Rthj-c	Maximum Thermal Resistance, Junction-case	5	3	$^\circ\text{C}/\text{W}$
Rthj-t	Maximum Thermal Resistance, Junction-top	15	9	$^\circ\text{C}/\text{W}$
Rthj-a	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	60	55	$^\circ\text{C}/\text{W}$
Rthj-a	Maximum Thermal Resistance, Junction-ambient <sup>4</sup>	130	120	$^\circ\text{C}/\text{W}$

**CH-1 Electrical Characteristics @T<sub>j</sub>=25°C(unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	30	-	-	V
V <sub>DSt</sub>	Drain-Source Breakdown Voltage <sup>7</sup> (transient)	V <sub>GS</sub> =0V, I <sub>AS</sub> =60A, t <sub>transient</sub> ≤ 50ns	36	-	-	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =16A	-	3.5	5	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =8A	-	5.5	8	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1.3	1.7	2.2	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =16A	-	55	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V	-	-	10	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> = +20V, V <sub>DS</sub> =0V	-	-	+0.1	uA
Q <sub>g(10V)</sub>	Total Gate Charge <sup>5</sup>	I <sub>D</sub> =16A V <sub>DS</sub> =15V	-	19	30.4	nC
Q <sub>g(4.5V)</sub>	Total Gate Charge <sup>5</sup>		-	9	14.4	nC
Q <sub>gs</sub>	Gate-Source Charge <sup>5</sup>		-	4	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge <sup>5</sup>		-	3	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time <sup>5</sup>	V <sub>DS</sub> =15V	-	8	-	ns
t <sub>r</sub>	Rise Time <sup>5</sup>	I <sub>D</sub> =16A	-	54	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time <sup>5</sup>	R <sub>G</sub> =3Ω	-	18	-	ns
t <sub>f</sub>	Fall Time <sup>5</sup>	V <sub>GS</sub> =10V	-	3	-	ns
C <sub>iss</sub>	Input Capacitance <sup>5</sup>	V <sub>GS</sub> =0V	-	1070	1712	pF
C <sub>oss</sub>	Output Capacitance <sup>5</sup>	V <sub>DS</sub> =15V	-	550	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance <sup>5</sup>	f=1.0MHz	-	30	-	pF
R <sub>g</sub>	Gate Resistance	f=1.0MHz	-	2.2	4.4	Ω

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =16A, V <sub>GS</sub> =0V	-	-	1.2	V
t <sub>rr</sub>	Reverse Recovery Time <sup>5</sup>	I <sub>S</sub> =16A, V <sub>GS</sub> =0V dI/dt=100A/μs	-	23	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge <sup>5</sup>		-	13	-	nC

**CH-2 Electrical Characteristics @ $T_j=25^{\circ}\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	30	-	-	V
$V_{DSt}$	Drain-Source Breakdown Voltage <sup>7</sup> (transient)	$V_{GS}=0V, I_{AS}=80A,$ $t_{transient} \leq 50ns$	36	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=20A$	-	1.4	1.9	m $\Omega$
		$V_{GS}=4.5V, I_D=12A$	-	2.4	3.1	m $\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1.3	1.7	2.2	V
$g_{fs}$	Forward Transconductance	$V_{DS}=5V, I_D=20A$	-	100	-	S
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=24V, V_{GS}=0V$	-	-	10	$\mu A$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 0.1$	$\mu A$
$Q_{g(10V)}$	Total Gate Charge <sup>5</sup>	$I_D=20A$ $V_{DS}=15V$	-	40	64	nC
$Q_{g(4.5V)}$	Total Gate Charge <sup>5</sup>		-	19	30.4	nC
$Q_{gs}$	Gate-Source Charge <sup>5</sup>		-	9	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge <sup>5</sup>		-	5	-	nC
$t_{d(on)}$	Turn-on Delay Time <sup>5</sup>	$V_{DS}=15V$	-	10	-	ns
$t_r$	Rise Time <sup>5</sup>	$I_D=20A$	-	47	-	ns
$t_{d(off)}$	Turn-off Delay Time <sup>5</sup>	$R_G=3\Omega$	-	28	-	ns
$t_f$	Fall Time <sup>5</sup>	$V_{GS}=10V$	-	6	-	ns
$C_{iss}$	Input Capacitance <sup>5</sup>	$V_{GS}=0V$	-	2450	3920	pF
$C_{oss}$	Output Capacitance <sup>5</sup>	$V_{DS}=15V$	-	1450	-	pF
$C_{rss}$	Reverse Transfer Capacitance <sup>5</sup>	$f=1.0MHz$	-	50	-	pF
$R_g$	Gate Resistance	$f=1.0MHz$	-	1.2	2.4	$\Omega$

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	$I_S=20A, V_{GS}=0V$	-	-	1.2	V
$t_{rr}$	Reverse Recovery Time <sup>5</sup>	$I_S=20A, V_{GS}=0V$ $di/dt=100A/\mu s$	-	40	-	ns
$Q_{rr}$	Reverse Recovery Charge <sup>5</sup>		-	38	-	nC

**Notes:**

- Pulse width limited by Max. junction temperature.
- Pulse test
- Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board, on steady-state
- Surface mounted on Min. copper pad of FR4 board, on steady-state
- Guaranteed by design.
- Starting  $T_j=25^{\circ}\text{C}$ ,  $V_{DD}=30V$ ,  $L=0.01mH$ ,  $R_G=25\Omega$ ,  $V_{GS}=10V$
- $T_j=25^{\circ}\text{C}$ . Expected voltage stress during 100% EAS test. Production datalog is not available.


THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.


XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.


**Channel-1**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**



**Fig 5. Forward Characteristic of Reverse Diode**



**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**

### Channel-1




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics






Fig 12. Drain Current v.s. Case Temperature


**Channel-1**



**Fig 13. Normalized  $BV_{DSS}$  v.s. Junction Temperature**




**Fig 14. Total Power Dissipation**




**Fig 15. Typ. Drain-Source on State Resistance**


**Channel-2**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Forward Characteristic of Reverse Diode**




**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**


**Channel-2**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Transfer Characteristics**




**Fig 12. Drain Current v.s. Case Temperature**




**Channel-2**



**Fig 13. Normalized  $BV_{DSS}$  v.s. Junction Temperature**



**Fig 14. Total Power Dissipation**



**Fig 15. Typ. Drain-Source on State Resistance**

---

**MARKING INFORMATION**

