

16V, 500mA, Low Quiescent Current Line Regulator Evaluation Board

DESCRIPTION

The EV2018-ZD-00A is an evaluation board for the MP2018GZD-33, which is a low power linear regulator that supplies power to systems with high voltage batteries. It includes a wide 4.3V to 16V input range, low dropout voltage and low quiescent supply current. The low quiescent current and low dropout voltage allow operations at extremely low power levels. Therefore, the MP2018GZD-33 is ideal for the low power microcontrollers and the batterypowered equipments.

The EV2018-ZD-00A is a fully assembled and tested evaluation board. It generates a +3.3V output voltage at load current up to 500mA from 4.3V to 16V input range.

ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Value	Units
Input Voltage	VIN	4.3 – 16	V
Output Voltage	Vout	3.3	V
Output Current	ООТ	500	mA


FEATURES

- 4.3V to 16V Input Range
- 12µA Quiescent Supply Current
- Stable With Low-value Output Ceramic Capacitor (> 0.47 µF)
- 500mA Specified Current
- Fixed Output Voltage
- Output ±2% Accuracy Over Temperature
- Specified Current Limit
- Power Good
- Programmable Power Good Delay
- Thermal Shutdown and Short-Circuit
 Protection
- -40°C to +125°C Specified Junction Temperature Range
- Available in TO252-5 Package


APPLICATIONS

- Industrial/Automotive Applications
- Portable/Battery-Powered Equipment
- Ultra Low Power Microcontrollers
- Cellular Handsets
- Medical Imaging

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



EVALUTION BOARD SCHEMATIC




C5(nF)	T _{PGDL} (ms)		
Floating	0.044		
1	0.35		
10	3.11		
22	6.58		
47	14.54		
100	30.5		

EV2018-ZD-00A BILL OF MATERIALS

Qty	RefDes	Value	Description	Package	Manufacturer	Manufactuer_P/N
1	C1	1µF	Ceramic Cap, 50V, X7R	1206	Murata	GRM31CR71H225KA88L
2	C2,C4	NS				
1	C3	22µF	Ceramic Cap, 16V, X7R	1210	Murata	GRM32ER71C226KEA8L
1	C5	47nF	Ceramic Cap, 50V, X7R	0603	Murata	GRM188R71H473KA61D
1	R1	100k	Film Res,1%	0603	Yageo	RC0603FR-07100KL
1	U1		Linear Regulator	TO252-5	MPS	MP2018GZD-33
4	VIN,GND, GND, VOUT		2.0 Golden Pin		HZ	
2	PG,GND		2.54mm Test Pin		Any	


EVB TEST RESULTS



EV2018-ZD-00A Rev. 1.0 www.MonolithicPower.com 4/18/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved.

EVB TEST RESULTS (continued)


Performance waveforms are tested on the evaluation board. $C_{IN} = 1\mu F$, $C_{OUT} = 22\mu F$, $V_{OUT} = 3.3V$, $T_A = 25^{\circ}C$, unless otherwise noted.




EVB TEST RESULTS (continued)

Performance waveforms are tested on the evaluation board.

 $C_{IN} = 1\mu F$, $C_{OUT} = 22\mu F$, $V_{OUT} = 3.3V$, $T_A = 25^{\circ}C$, unless otherwise noted.



PRINTED CIRCUIT BOARD LAYOUT






Figure 1 — Top Silk & Top Layer

Figure 2 — Bottom Layer

QUICK START GUIDDE

- 1. Connect the positive and negative terminals of the load to the VOUT and GND pins, respectively. Set load current between 0 500mA. Be aware that electronic loads represent a negative impedance to the regulator and if set to a too high current will trigger over-current-protection or short-current-protection.
- 2. Preset the power supply output between 4.3V and 16V, and then turn it off.

If longer cables are used between the source and the EVB (>0.5m total), a damping capacitor should be installed at the input terminals.

- 3. Connect the positive and negative terminals of the power supply output to the VIN and GND pins, respectively.
- 4. Turn the power supply on. The MP2018GZD-33 will automatically startup. The default VOUT is 3.3V.
- 5. Setting PGDL

There is a delay time when PG asserts high, the delay time can be programmed by adding a capacitor on PGDL. To select a capacitor for PGDL, use below equation:

$$C_{PGDL}(nF) = \frac{t_{PGDL}(ms) \times I_{PGDL}(\mu A)}{V_{th_{PGDL}}(V)}$$

The t_{PGDL} is the desired delay time for PG asserts high, I_{PGDL} is the PGDL charging current (5.5µA) and V_{th} PGDI is 1.65V.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.