



ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089
<http://www.nteinc.com>

NTE74LS92 Integrated Circuit TTL – Divide-by-Twelve Counter

Description:

The NTE74LS92 is a monolithic divide-by-twelve counter in a 14-Lead DIP type package that contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-six. The counter also contains a gated zero reset.

To use the maximum count length of this device, the CKB input is connected to the Q_A output. The input count pulses are applied to CKA input and the outputs are as described in the function tables.

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V_{CC}	7V
Input Voltage, V_{IN}	
R Inputs	7V
A and B Inputs	5.5V
Power Dissipation	45mW
Operating Temperature Range, T_A	0°C to +70°C
Storage Temperature Range, T_{stg}	-65°C to +150°C

Note 1. Unless otherwise specified, all voltages are referenced to GND.

Recommended Operating Conditions:

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
High-Level Output Current	I_{OH}	–	–	–400	μA
Low-Level Output Current	I_{OL}	–	–	8	mA
Count Frequency	f_{count}				
A Input		0	–	32	MHz
B Input		0	–	16	MHz
Pulse Width	t_w				
A Input		15	–	–	ns
B Input		30	–	–	ns
Reset Inputs		30	–	–	ns
Reset Inactive Setup Time	t_{su}	25	–	–	ns
Operating Temperature Range	T_A	0	–	+70	°C

Electrical Characteristics: (Note 2, Note 3)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
High-Level Input Voltage	V _{IH}		2	–	–	V	
Low-Level Input Voltage	V _{IL}		–	–	0.8	V	
Input Clamp Voltage	V _{IK}	V _{CC} = MIN, I _I = –18mA	–	–	–1.5	V	
High Level Output Voltage	V _{OH}	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = MAX, I _{OH} = –400μA	2.7	3.4	–	V	
Low Level Output Voltage	V _{OL}	V _{CC} = MIN, V _{IH} = 2V, V _{IL} = MAX, Note 4	I _{OL} = 4mA	–	0.25	0.4	V
		I _{OL} = 8mA	–	0.35	0.5	V	
Input Current	I _I	V _{CC} = MAX, V _I = 7V, Any Reset		–	–	0.1	mA
		V _{CC} = MAX, V _I = 5.5V	CKA	–	–	0.2	mA
			CKB	–	–	0.4	mA
High Level Input Current	I _{IH}	V _{CC} = MAX, V _I = 2.7V	Any Reset	–	–	20	μA
			CKA	–	–	40	μA
			CKB	–	–	80	μA
Low Level Input Current	I _{IL}	V _{CC} = MAX, V _I = 0.4V	Any Reset	–	–	–0.4	mA
			CKA	–	–	–2.4	mA
			CKB	–	–	–3.4	mA
Short-Circuit Output Current	I _{OS}	V _{CC} = MAX, Note 5	–20	–	–100	mA	
Supply Current	I _{CC}	V _{CC} = MAX, Note 6	–	9	15	mA	

Note 2. .For conditions shown as MIN or MAX, use the appropriate value specified under “Recommended Operation Conditions”.

Note 3. All typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^\circ\text{C}$.

Note 4. Q_A outputs are tested at specified I_{OL} plus the limit value of I_{IL} for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

Note 5. Not more than one output should be shorted at a time and duration of short-circuit should not exceed one second.

Note 6. I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

Switching Characteristics: ($V_{CC} = 5\text{V}$, $T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Maximum Count Frequency (From CKA Input to Q_A Output)	$f_{\max}$	$R_L = 2\text{k}\Omega, C_L = 15\text{pF}$	32	42	–	MHz
(From CKB Input to Q_B Output)			16	–	–	MHz
Propagation Delay Time (From CKA Input to Q_A Output)	t_{PLH}		–	10	16	ns
	t_{PHL}		–	12	18	ns
Propagation Delay Time (From CKA Input to Q_D Output)	t_{PLH}		–	32	48	ns
	t_{PHL}		–	34	50	ns
Propagation Delay Time (From CKB Input to Q_B Output)	t_{PLH}		–	10	16	ns
	t_{PHL}		–	14	21	ns
Propagation Delay Time (From CKB Input to Q_C Output)	t_{PLH}		–	10	16	ns
	t_{PHL}		–	14	21	ns
Propagation Delay Time (From CKB Input to Q_D Output)	t_{PLH}		–	21	32	ns
	t_{PHL}		–	23	35	ns
Propagation Delay Time (From Set-to-0 Input to Any Output)	t_{PHL}		–	26	40	ns

Count Sequence (NOTE):

Count	Outputs			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	L	H	L
9	H	L	H	H
10	H	H	L	L
11	H	H	L	H

H = HIGH Voltage Level

L = LOW Voltage Level

X = Irrelevant

NOTE: Output Q_A is connected to input CKB.

Reset/Count Function Table:

Reset Inputs		Outputs			
R ₀₍₁₎	R ₀₍₂₎	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
L	X	Count			
X	L	Count			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Irrelevant

Pin Connection Diagram

