











#### SN54LVC08A, SN74LVC08A

SCAS283R - JANUARY 1993-REVISED JUNE 2015

# **SN74LVC08A Quadruple 2-Input Positive-AND Gates**

#### **Features**

- Operate From 1.65 V to 3.6 V
- Specified From -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4.1 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Ioff Support Live Insertion, Partial-Power-Down Mode and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
  - On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

## 2 Applications

- Servers
- LED Displays
- **Network Switches**
- I/O expanders
- Base station processor board

#### Description

The SN54LVC08A quadruple 2-input positive-AND gate is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation, and the SN74LVC08A quadruple 2-input positive-AND gate is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The LVC08A devices perform the Boolean function  $Y = A \bullet B \text{ or } Y = \overline{A + B} \text{ in positive logic.}$ 

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	CFP (14)	9.21 mm × 5.97 mm				
SNJ54LVC08A	CDIP (14)	19.56 mm × 6.92 mm				
	LCCC (20)	8.89 mm × 8.89 mm				
	VQFN (14)	3.50 mm × 3.50 mm				
	TSSOP (14)	5.00 mm × 4.40 mm				
SN74LVC08A	SOP (14)	10.30 mm × 5.30 mm				
	SOIC (14)	8.65 mm × 3.91 mm				
	SSOP (14)	6.20 mm × 5.30 mm				

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.







# **Table of Contents**

1	Features 1	9	Detailed Description	10
2	Applications 1		9.1 Overview	10
3	Description 1		9.2 Functional Block Diagram	10
4	Revision History2		9.3 Feature Description	10
5	Device Options		9.4 Device Functional Modes	10
6	Pin Configuration and Functions 4	10	Application and Implementation	11
7	Specifications5		10.1 Application Information	11
•	7.1 Absolute Maximum Ratings 5		10.2 Typical Application	11
	7.2 ESD Ratings	11	Power Supply Recommendations	12
	7.3 Recommended Operating Conditions for	12	Layout	12
	SN54LVC08A5		12.1 Layout Guidelines	12
	7.4 Recommended Operating Conditions for		12.2 Layout Examples	12
	SN74LVC08A 6	13	Device and Documentation Support	13
	7.5 Thermal Information	_	13.1 Related Links	
	7.6 Electrical Characteristics for SN54LVC08A7		13.2 Community Resources	
	7.7 Electrical Characteristics for SN74LVC08A7		13.3 Trademarks	
	7.8 Switching Characteristics for SN54LVC08A 7		13.4 Electrostatic Discharge Caution	13
	7.9 Switching Characteristics for SN74LVC08A 8		13.5 Glossary	
	7.10 Operating Characteristics 8	14	Mechanical, Packaging, and Orderable	
	7.11 Typical Characteristics 8	• •	Information	13
8	Parameter Measurement Information 9			

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision Q (November 2010) to Revision R	Page
•	Updated document to new TI data sheet format - no specification changes.	1
•	Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Added Military Disclaimer to Features	1
•	Added Thermal Information table	6



# 5 Device Options


PART NUMBER	PACKAGE	BODY SIZE
SNJ54LVC08AW	CFP (14)	9.21 mm × 5.97 mm
SNJ54LVC08AJ	CDIP (14)	19.56 mm × 6.92 mm
SNJ54LVC08AFK	LCCC (20)	8.89 mm × 8.89 mm
SN74LVC08ARGYR	VQFN (14)	3.50 mm × 3.50 mm
SN74LVC08APW		
SN74LVC08APWT	TSSOP (14)	5.00 mm × 4.40 mm
SN74LVC08APWG3		
SN74LVC08ANSR	SOP (14)	10.30 mm × 5.30 mm
SN74LVC08AD		
SN74LVC08ADT	SOIC (14)	8.65 mm × 3.91 mm
SN74LVC08ADRG3		
SN74LVC08ADBR	SSOP (14)	6.20 mm × 5.30 mm


Submit Documentation Feedback




# 6 Pin Configuration and Functions

D, DB, NS, J, W, or PW Package 14-Pin SOIC, SSOP, SOP, CDIP, or TSSOP Top View







#### **Pin Functions**

	PIN							
NAME	SOIC, SSOP, SOP, CDIP, or TSSOP	LCCC	TYPE	DESCRIPTION				
1A	1	2	I	AND Gate Input				
1B	2	3	I	AND Gate Input				
1Y	3	4	0	AND Gate Output				
2A	4	6	I	AND Gate Input				
2B	5	8	I	AND Gate Input				
2Y	6	9	0	AND Gate Output				
GND	7	10	Ground	Ground pin for the device				
3Y	8	12	0	AND Gate Output				
3A	9	13	I	AND Gate Input				
3B	10	14	I	AND Gate Input				
4Y	11	16	0	AND Gate Output				
4A	12	18	1	AND Gate Input				
4B	13	19	1	AND Gate Input				
V <sub>CC</sub>	14	20	Power	Power pin for the device				

Submit Documentation Feedback



#### Pin Functions (continued)

PIN								
NAME	SOIC, SSOP, SOP, CDIP, or TSSOP	LCCC	TYPE	DESCRIPTION				
		1						
		5						
NC <sup>(1)</sup>		7		No connect				
NC · /	_	11		No connect				
		15						
		17						

(1) NC - No internal connection

# **Specifications**

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	6.5	٧	
VI	Input voltage <sup>(2)</sup>	-0.5	6.5	V	
Vo	Output voltage (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>-</b> 50	mA
lok	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
P <sub>tot</sub>	Power dissipation <sup>(4)(5)</sup>	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		500	mW
T <sub>stg</sub>	Storage temperature		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.
- For the D package: above 70°C, the value of P<sub>tot</sub> derates linearly with 8 mW/K. For the DB, NS, and PW packages: above 60°C, the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

#### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions for SN54LVC08A<sup>(1)</sup>

					UNIT
			MIN	MAX	
	Supply voltage	Operating	2	3.6 V	
V <sub>CC</sub>		Data retention only	1.5		V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		٧
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	٧
VI	Input voltage	·	0	5.5	V

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



# Recommended Operating Conditions for SN54LVC08A<sup>(1)</sup> (continued)

					UNIT
			MIN	MAX	
Vo	Output voltage		0	$V_{CC}$	V
	High lovel output ourrent	V <sub>CC</sub> = 2.7 V		-12	<b></b> Λ
ІОН	High-level output current	$V_{CC} = 3 V$		-24	mA
	Laur laural austraut austraut	V <sub>CC</sub> = 2.7 V		12	A
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate			8	ns/V

# 7.4 Recommended Operating Conditions for SN74LVC08A<sup>(1)</sup>

	SN74LVC08A								
			T <sub>A</sub> =	T <sub>A</sub> = 25°C -40°C to 85°C -40°C to 125°C			o 125°C	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
V	Cupply valtage	Operating	1.65	3.6	1.65	3.6	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		1.5		1.5		V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		$0.65 \times V_{CC}$		0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		1.7		1.7		V
	mpat voltago	V <sub>CC</sub> = 2.7 V to 3.6 V	2		2		2		
	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$		$0.35 \times V_{CC}$	
$V_{IL}$		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		0.7		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		0.8	
$V_{I}$	Input voltage		0	5.5	0	5.5	0	5.5	V
Vo	Output voltage		0	$V_{CC}$	0	V <sub>CC</sub>	0	$V_{CC}$	V
		V <sub>CC</sub> = 1.65 V		-4		-4		-4	
	High-level	$V_{CC} = 2.3 \text{ V}$		-8		-8		-8	mA
I <sub>OH</sub>	output current	$V_{CC} = 2.7 \text{ V}$		-12		-12		-12	ША
		$V_{CC} = 3 V$		-24		-24		-24	
		V <sub>CC</sub> = 1.65 V		4		4		4	
	Low-level	V <sub>CC</sub> = 2.3 V		8		8		8	mA
I <sub>OL</sub>	output current	V <sub>CC</sub> = 2.7 V		12		12		12	
		V <sub>CC</sub> = 3 V		24		24		24	
Δt/Δν	Input transition r	ise or fall rate		8		8		8	ns/V

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

#### 7.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74LVC08A					
		D (SOIC)	DB (SSOP)	NS (SOP)	PW (TSSOP)	RGY (LCCC)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86	96	76	113	47	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback



# 7.6 Electrical Characteristics for SN54LVC08A

over recommended operating free-air temperature range (unless otherwise noted)

			SN5	4LVC08A			
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	-55°0	C to 125°C		UNIT	
			MIN	TYP <sup>(1)</sup>	MAX		
	$I_{OH} = -100 \mu A$	2.7 V to 3.6 V	V <sub>CC</sub> – 0.2				
V	L = 12 mΛ	2.7 V	2.2			V	
$V_{OH}$	$I_{OH} = -12 \text{ mA}$	3 V	2.4			V	
	$I_{OH} = -24 \text{ mA}$	3 V	2.2				
	$I_{OL} = 100 \mu A$	2.7 V to 3.6 V			0.2		
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	2.7 V			0.4	V	
	I <sub>OL</sub> = 24 mA	3 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	3.6 V			±5	μΑ	
I <sub>cc</sub>	$V_1 = V_{CC}$ or GND, $I_0 = 0$	3.6 V			10	μΑ	
ΔI <sub>CC</sub>	One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500	μΑ	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		5		pF	

<sup>(1)</sup>  $T_A = 25^{\circ}C$ 

#### 7.7 Electrical Characteristics for SN74LVC08A

over recommended operating free-air temperature range (unless otherwise noted)

					S	N74LVC08A				
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T <sub>A</sub> =	25°C		-40°C to 85°C	-40°C to 1	25°C	UNIT	
			MIN	TYP	MAX	MIN MA	X MIN	MAX		
I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	$V_{CC} - 0.2$			$V_{CC} - 0.2$	V <sub>CC</sub> - 0.3			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.29			1.2	1.05			
V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			1.7	1.55		V	
V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.7 V	2.2			2.2	2.05		V	
	10H = -12 IIIA	3 V	2.4			2.4	2.25			
$I_{OH} = -24 \text{ mA}$		3 V	2.3			2.2	2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.1	0	2	0.3		
	I <sub>OL</sub> = 4 mA	1.65 V			0.24	0.4	5	0.6		
V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$	2.3 V			0.3	0	7	0.75	V	
	I <sub>OL</sub> = 12 mA	2.7 V			0.4	0	4	0.6		
	I <sub>OL</sub> = 24 mA	3 V			0.55	0.5	5	0.8		
I <sub>I</sub>	$V_I = 5.5 \text{ V or GND}$	3.6 V			±1	4	5	±20	μA	
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			1	1	0	40	μΑ	
ΔI <sub>CC</sub>	One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500	50	0	5000	μΑ	
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		5					pF	

# 7.8 Switching Characteristics for SN54LVC08A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	SN54LV -55°C to MIN		UNIT	
	A D	V	2.7 V		4.8	ns	
<sup>I</sup> pd	A or B	Y	3.3 V ± 0.3 V	1	4.1		

Copyright © 1993-2015, Texas Instruments Incorporated Submit Documentation Feedback



#### 7.9 Switching Characteristics for SN74LVC08A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


			V <sub>cc</sub>									
PARAMETER FROM (INPUT	FROM (INPUT)	TO (OUTPUT)		T <sub>A</sub> = 25°C			-40°C to	85°C	-40°C to 125°C		UNIT	
	( 01)	(0011 01)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
			1.8 V ± 0.15 V	1	5	9.3	1	9.8	1	11.3		
	۸ o	V	2.5 V ± 0.2 V	1	2.9	6.4	1	6.9	1	9	ns 6	
t <sub>pd</sub>	A or B	Ť	2.7 V	1	3	4.6	1	4.8	1	6		
			3.3 V ± 0.3 V	1	2.6	3.9	1	4.1	1	5.5		
t <sub>sk(o)</sub>			3.3 V ± 0.3 V					1		1.5	ns	


# 7.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
	Power dissipation capacitance per gate		1.8 V	7	pF
$C_{pd}$		f = 10 MHz	2.5 V	9.8	
			3.3 V	10	

## 7.11 Typical Characteristics






Submit Documentation Feedback




#### 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

.,	INI	PUTS	.,	.,		_	.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	$R_L$	<b>V</b> <sub>D</sub>
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	$v_{cc}$	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z<sub>O</sub> = 50 W.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



### 9 Detailed Description

#### 9.1 Overview

The SN74LVC08 device contains quadruple 2-input positive AND gate device and performs the Boolean function  $Y = A \cdot B$ . This device is useful when multiple AND function is used in the system.

#### 9.2 Functional Block Diagram



Figure 4. Logic Diagram, Each Gate (Positive Logic)

#### 9.3 Feature Description

The device can operate from 1.65 V to 3.6 V, allowing to be used in low voltage systems.

The device can accept voltages to 5.5 V make this device flexible to connect and work seamlessly with wide voltage range systems.

The maximum t<sub>pd</sub> of 4.1 ns at 3.3 V is beneficial for use in high speed applications.

The device has a I<sub>off</sub> support live insertion, a partial-power-down mode, and a back-drive protection.

#### 9.4 Device Functional Modes

Table 1 lists the functional modes for the SN54LVC08A and SN74LVC08A devices.

**Table 1. Truth Table** 

INF	PUTS	OUTPUT
Α	В	Y
Н	Н	Н
L	X	L
X	L	L

Submit Documentation Feedback



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 10.1 Application Information

The SN74LVC08A is used to drive CMOS device and used for implementing AND logic. LVC family can support current drive of about 24 mA at 3-V  $V_{CC}$ . The inputs for SN74LVC08 are 5.5-V tolerant allowing it to translate down to  $V_{CC}$ .

#### 10.2 Typical Application




Figure 5. Three Input AND Gate Implementation and Driving LED

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

SN74LVC08A contains four AND gates in one package which can be used for individual AND function or to implement complex Bolean logic. Figure 5 shows an example of implementing 3input AND function. AB are inputs for AND gate which are connected to another AND gate.  $Z=A\cdot B\cdot C$ . SN74LVC08A support high drive current of 24 mA which can be used to drive LED's of even Drive low current signal FETs, an example is shown in Figure 5 TI recommends to use a series resistance to limit the current. If  $V_{CC}$  is 3 V, and LED current should be 10 mA, and the forward-voltage of LED is 2.5 V, then R as shown in Figure 5 is calculated using Equation 1 below:


$$R = (V_{CC} - V_{LED}) / I$$

$$R = (3 - 2.5) / 0.01 = 50 \Omega$$
(1)

# TEXAS INSTRUMENTS

# **Typical Application (continued)**

#### 10.2.3 Application Curves



# 11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended and if there are multiple  $V_{CC}$  pins then 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub> whichever make more sense or is more convenient.

# 12.2 Layout Examples



Figure 8. Layout Examples

Submit Documentation Feedback



# 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LVC08A	Click here	Click here	Click here	Click here	Click here	
SN74LVC08A	Click here	Click here	Click here	Click here	Click here	

#### 13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.5 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Copyright © 1993-2015, Texas Instruments Incorporated





9-Sep-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9753401Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9753401Q2A SNJ54LVC 08AFK	Samples
5962-9753401QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9753401QC A SNJ54LVC08AJ	Samples
5962-9753401QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9753401QD A SNJ54LVC08AW	Samples
SN74LVC08AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ADBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI	-40 to 125		
SN74LVC08ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Samples
SN74LVC08ADBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Samples
SN74LVC08ADBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Samples
SN74LVC08ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ADRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ADT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples
SN74LVC08ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Samples





www.ti.com

9-Sep-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC08ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC08A	Sample
SN74LVC08APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-40 to 125		
SN74LVC08APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWRG3	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08APWTG4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC08A	Sample
SN74LVC08ARGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC08A	Sample
SN74LVC08ARGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC08A	Sample
SNJ54LVC08AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9753401Q2A SNJ54LVC 08AFK	Sample
SNJ54LVC08AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9753401QC A SNJ54LVC08AJ	Sample
SNJ54LVC08AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9753401QD A SNJ54LVC08AW	Sample

<sup>(1)</sup> The marketing status values are defined as follows:

#### PACKAGE OPTION ADDENDUM



9-Sep-2014

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVC08A, SN74LVC08A:

Catalog: SN74LVC08A

Automotive: SN74LVC08A-Q1, SN74LVC08A-Q1

Enhanced Product: SN74LVC08A-EP, SN74LVC08A-EP





9-Sep-2014

Military: SN54LVC08A

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Apr-2014

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC08ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LVC08ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC08ADR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
SN74LVC08ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC08ADRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
SN74LVC08ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC08ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC08ADT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC08ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LVC08APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC08APWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC08APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC08APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC08ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 29-Apr-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC08ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LVC08ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LVC08ADR	SOIC	D	14	2500	364.0	364.0	27.0
SN74LVC08ADR	SOIC	D	14	2500	333.2	345.9	28.6
SN74LVC08ADRG3	SOIC	D	14	2500	364.0	364.0	27.0
SN74LVC08ADRG4	SOIC	D	14	2500	367.0	367.0	38.0
SN74LVC08ADRG4	SOIC	D	14	2500	333.2	345.9	28.6
SN74LVC08ADT	SOIC	D	14	250	367.0	367.0	38.0
SN74LVC08ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LVC08APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC08APWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LVC08APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC08APWT	TSSOP	PW	14	250	367.0	367.0	35.0
SN74LVC08ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (S-PVQFN-N14)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

# PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity