



SBOS079A - MARCH 1999 - REVISED APRIL 2005

# High Precision OPERATIONAL AMPLIFIERS

## **FEATURES**

- ULTRA LOW OFFSET VOLTAGE: 10μV
- ULTRA LOW DRIFT: ±0.1µV/°C
- HIGH OPEN-LOOP GAIN: 134dB
- HIGH COMMON-MODE REJECTION: 140dB
- HIGH POWER SUPPLY REJECTION: 130dB
- LOW BIAS CURRENT: 1nA max
- WIDE SUPPLY RANGE: ±2V to ±18V
- LOW QUIESCENT CURRENT: 800µA/amplifier
- SINGLE, DUAL, AND QUAD VERSIONS
- REPLACES OP-07, OP-77, OP-177

# **APPLICATIONS**

- TRANSDUCER AMPLIFIER
- BRIDGE AMPLIFIER
- TEMPERATURE MEASUREMENTS
- STRAIN GAGE AMPLIFIER
- PRECISION INTEGRATOR

**OPA277** 

- BATTERY POWERED INSTRUMENTS
- TEST EQUIPMENT


# DESCRIPTION

The OPA277 series precision op amps replace the industry standard OP-177. They offer improved noise, wider output voltage swing, and are twice as fast with half the quiescent current. Features include ultra low offset voltage and drift, low bias current, high common-mode rejection, and high power supply rejection. Single, dual, and quad versions have identical specifications for maximum design flexibility.

OPA277 series op amps operate from ±2V to ±18V supplies with excellent performance. Unlike most op amps which are specified at only one supply voltage, the OPA277 series is specified for real-world applications; a single limit applies over the ±5V to ±15V supply range. High performance is maintained as the amplifiers swing to their specified limits. Because the initial offset voltage (±20 $\mu$ V max) is so low, user adjustment is usually not required. However, the single version (OPA277) provides external trim pins for special applications.

OPA277 op amps are easy to use and free from phase inversion and overload problems found in some other op amps. They are stable in unity gain and provide excellent dynamic behavior over a wide range of load conditions. Dual and quad versions feature completely independent circuitry for lowest crosstalk and freedom from interaction, even when overdriven or overloaded.

Single (OPA277) and dual (OPA2277) versions are available in DIP-8, SO-8, and DFN-8 (4mm x 4mm) packages. The quad (OPA4277) comes in DIP-14 and SO-14 surface-mount packages. All are fully specified from  $-40^{\circ}$ C to  $+85^{\circ}$ C and operate from  $-55^{\circ}$ C to  $+125^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

(V–) –0.7V to (V+) +0.7V
Continuous
55°C to +125°C
55°C to +125°C
150°C
300°C
2000V
100V

NOTE: (1) Stresses above these rating may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Short-circuit to ground, one amplifier per package.

### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	OFFSET VOLTAGE max, μV	OFFSET VOLTAGE DRIFT max, µV/°C	PACKAGE-LEAD
Single OPA277PA OPA277P OPA277UA OPA277U OPA277AIDRM	±50 ±20 ±50 ±20 ±100	±1 ±0.15 ±1 ±0.15 ±1	DIP-8 DIP-8 SO-8 Surface Mount SO-8 Surface Mount DFN-8 (4mm x 4mm)
Dual OPA2277PA OPA2277P OPA2277UA OPA2277U OPA2277AIDRM	±50 ±25 ±50 ±25 ±100	±1 ±0.25 ±1 ±0.25 ±1	DIP-8 DIP-8 SO-8 Surface Mount SO-8 Surface Mount DFN-8 (4mm x 4mm)
Quad OPA4277PA OPA4277UA	±50 ±50	±1 ±1	DIP-14 SO-14 Surface Mount

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet or visit the TI web site at www.ti.com.

### **PIN DESCRIPTIONS**





### **OPA277, OPA2277, OPA4277** SBOS079A

# ELECTRICAL CHARACTERISTICS: V<sub>S</sub> = $\pm 5V$ to V<sub>S</sub> = $\pm 15V$

At  $T_A = +25^{\circ}C$ , and  $R_L = 2k\Omega$ , unless otherwise noted. Boldface limits apply over the specified temperature range, -40°C to +85°C.

			DPA277P, L DPA2277P, I		OP	PA277PA, U PA2277PA, U PA4277PA, U	JA		PA277AIDR PA2277AIDF	-	
PARAMETER	CONDITION	MIN	TYP <sup>(1)</sup>	МАХ	MIN	TYP <sup>(1)</sup>	МАХ	MIN	TYP <sup>(1)</sup>	МАХ	UNITS
OFFSET VOLTAGE Input Offset Voltage: V <sub>OS</sub> OPA277P, U (high grade, single) OPA2277P, U (high grade, dual) All PA, UA, Versions AIDRM Versions			±10 ±10	±20 ±25		±20	±50		±35	±100	μV μV μV μV
Input Offset Voltage Over Temperature OPA277P, U (high grade, single) OPA2277P, U (high grade, dual) All PA, UA, Versions AIDRM Versions	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±30 ±50			±100			±165	μV μV μV μV
Input Offset Voltage Drift dV <sub>OS</sub> /dT OPA277P, U (high grade, single) OPA2277P, U (high grade, dual) All PA, UA, AIDRM Versions Input Offset Voltage: (all models)	$T_A = -40^{\circ}C$ to +85°C $T_A = -40^{\circ}C$ to +85°C $T_A = -40^{\circ}C$ to +85°C		±0.1 ±0.1	±0.15 ±0.25		±0.15	±1		±0.15	±1	μV/°C μV/°C μV/°C
vs Time vs Power Supply PSRR $T_A = -40^{\circ}C$ to +85°C Channel Separation (dual, quad)	$V_{S} = \pm 2V$ to $\pm 18V$ $V_{S} = \pm 2V$ to $\pm 18V$ dc		0.2 ±0.3 0.1	±0.5 ± <b>0.5</b>		* * *	±1 ±1		* * *	±1 ± <b>1</b>	μV/mo μV/V μV/V μV/V
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			±0.5 ±0.5	±1 ±2 ±1 ±2		*	±2.8 ±4 ±2.8 ±4			±2.8 ±4 ±2.8 ±4	nA nA nA nA
NOISE           Input Voltage Noise, f = 0.1 to 10Hz           Input Voltage Noise Density, f = 10Hz           f = 10Hz           f = 1kHz           f = 10Hz           f = 10Hz			0.22 0.035 12 8 8 8 8 0.2			* * * * * *			* * * * * *		µV <sub>PP</sub> µVrms nV/√Hz nV/√Hz nV/√Hz pA/√Hz
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	V <sub>CM</sub> = (V-) +2V to (V+) -2V V <sub>CM</sub> = (V-) +2V to (V+) -2V	(V–) +2 130 <b>128</b>	140	(V+) -2	* 115 <b>115</b>	*	*	* 115 <b>115</b>	*	*	V dB <b>dB</b>
INPUT IMPEDANCE Differential Common-Mode	$V_{CM} = (V-) + 2V$ to $(V+) - 2V$		100    3 250    3			*			* *		MΩ II pF GΩ II pF
OPEN-LOOP GAIN Open-Loop Voltage Gain A <sub>OL</sub>	$V_{O} = (V_{-})+0.5V$ to (V+)-1.2V, R <sub>L</sub> = 10k $\Omega$		140			*			*		dB
$T_4 = -40^{\circ}C$ to +85°C	$V_{O} = (V_{-})+1.5V$ to (V+)-1.5V, R <sub>L</sub> = 2k $\Omega$ $V_{O} = (V_{-})+1.5V$ to	126	134		*	*		*	*		dB
	$(V_{+})$ -1.5V, R <sub>L</sub> = 2k $\Omega$	126			*			*			dB
FREQUENCY RESPONSE         Gain-Bandwidth Product       GBW         Slew Rate       SR         Settling Time, 0.1%       0.01%         Overload Recovery Time       Total Harmonic Distortion + Noise THD+N	$V_{S} = \pm 15V, G = 1, 10V Step$ $V_{S} = \pm 15V, G = 1, 10V Step$ $V_{IN} \cdot G = V_{S}$ 1kHz, G = 1, V <sub>O</sub> = 3.5Vrms		1 0.8 14 16 3 0.002			* * * * *			* * * * *		MHz V/μs μs μs %

\* Specifications same as OPA277P, U.

NOTE: (1)  $V_{S} = \pm 15V$ .



# ELECTRICAL CHARACTERISTICS: V<sub>S</sub> = $\pm 5V$ to V<sub>S</sub> = $\pm 15V$ (CONT)

At T\_A = +25°C, and R\_L = 2k\Omega, unless otherwise noted.

Boldface limits apply over the specified temperature range, -40°C to +85°C.

PARAMETER				OPA277P, U OPA2277P, U			OPA277PA, UA OPA2277PA, UA OPA4277PA, UA			OPA277AIDRM, OPA2277AIDRM		
		CONDITION	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	МАХ	MIN	TYP <sup>(1)</sup>	МАХ	UNITS
OUTPUT												
Voltage Output	V <sub>o</sub>	$R_L = 10k\Omega$	(V–) +0.5		(V+) -1.2	*		*	*		*	V
$T_A = -40^{\circ}C$ to $+85^{\circ}C$	-	$R_L = 10k\Omega$	(V–) +0.5		(V+) -1.2	*		*	*		*	v
		$R_L = 2k\Omega$	(V–) +1.5		(V+) –1.5	*		*	*		*	V
$T_A = -40^{\circ}C$ to $+85^{\circ}C$		$R_L = 2k\Omega$	(V–) +1.5		(V+) –1.5	*		*	*		*	v
Short-Circuit Current	I <sub>SC</sub>			±35			*			*		mA
Capacitive Load Drive	$C_{LOAD}$		See	Typical C	urve		*			*		
POWER SUPPLY												
Specified Voltage Range	Vs		±5		±15	*		*	*		*	v
Operating Voltage Range	Ű		±2		±18	*		*	*		*	V
Quiescent Current (per amplifier)	I <sub>O</sub>	$I_0 = 0$		±790	±825		*	*		*	*	μA
$T_A = -40^{\circ}C$ to $+85^{\circ}C$	_	$I_0 = 0$			±900			*			*	μΑ
TEMPERATURE RANGE												
Specified Range			-40		+85	*		*	*		*	°C
Operating Range			-55		+125	*		*	*		*	°C
Storage Range			-55		+125	*		*	*		*	°C
Thermal Resistance	$\theta_{JA}$											
SO-8 Surface-Mount				150			*					°C/W
DIP-8				100			*					°C/W
DIP-14				80			*					°C/W
SO-14 Surface-Mount				100			*					°C/W
DFN-8 <sup>(2)</sup>										45		°C/W

\* Specifications same as OPA277P, U.


NOTES: (1)  $V_S = \pm 15V$ .

(2) Thermal pad soldered to printed circuit board (PCB).




# **TYPICAL CHARACTERISTICS**


At  $T_A$  = +25°C,  $V_S$  = ±15V, and  $R_L$  = 2k $\Omega,$  unless otherwise noted.



INPUT NOISE AND CURRENT NOISE




SPECTRAL DENSITY vs FREQUENCY 1000 Current Noise Voltage Noise (nV/<u>/Hz</u>) Current Noise (fA/<u>/Hz</u>) 100 ++++ Voltage Noise 10  $\exists \parallel$ 1 1 10 100 1k 10k Frequency (Hz)



50nV/div

INPUT NOISE VOLTAGE vs TIME

1s/div




TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY 1 V<sub>OUT</sub> = 3.5Vrms 11111 0.1 THD+Noise (%) ЦĦ  $G = 10, R_1 = 2k\Omega, 10k\Omega$ 0.01  $G = 1, R_1 = 2k\Omega, 10k\Omega$ 0.001 10 100 1k 10k 100k Frequency (Hz)



# **TYPICAL CHARACTERISTICS (CONT)**


At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 15V$ , and  $R_L = 2k\Omega$ , unless otherwise noted.








# **TYPICAL CHARACTERISTICS (CONT)**


At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 15V$ , and  $R_L = 2k\Omega$ , unless otherwise noted.














±15

Output Current (mA)

±5

±10

±20


±25


±30



# **TYPICAL CHARACTERISTICS (CONT)**

At  $T_A$  = +25°C,  $V_S$  = ±15V, and  $R_L$  = 2k $\Omega$ , unless otherwise noted.





 $\mathsf{SMALL-SIGNAL STEP RESPONSE}_{\mathsf{G}=+1, \mathsf{C}_{\mathsf{L}}=0, \mathsf{V}_{\mathsf{S}}=\pm15\mathsf{V}}$ 

1µs/div

SMALL-SIGNAL STEP RESPONSE G = +1, C<sub>L</sub> = 1500pF, V<sub>S</sub> =  $\pm$ 15V



τμ5/ur

# **APPLICATIONS INFORMATION**

The OPA277 series is unity-gain stable and free from unexpected output phase reversal, making it easy to use in a wide range of applications. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins. In most cases  $0.1 \mu F$  capacitors are adequate.

The OPA277 series has very low offset voltage and drift. To achieve highest performance, circuit layout and mechanical conditions should be optimized. Offset voltage and drift can be degraded by small thermoelectric potentials at the op amp inputs. Connections of dissimilar metals will generate thermal potential which can degrade the ultimate performance of the OPA277 series. These thermal potentials can be made to cancel by assuring that they are equal in both input terminals.

• Keep thermal mass of the connections made to the two input terminals similar.

• Locate heat sources as far as possible from the critical input circuitry.

• Shield op amp and input circuitry from air currents such as cooling fans.


#### **OPERATING VOLTAGE**

OPA277 series op amp operate from ±2V to ±18V supplies with excellent performance. Unlike most op amps which are specified at only one supply voltage, the OPA277 series is specified for real-world applications; a single limit applies over the ±5V to ±15V supply range. This allows a customer operating at  $V_S = \pm 10V$  to have the same assured performance as a customer using ±15V supplies. In addition, key parameters are assured over the specified temperature range,  $-40^{\circ}$ C to +85°C. Most behavior remains unchanged through the full operating voltage range (±2V to ±18V). Parameters which vary significantly with operating voltage or temperature are shown in typical performance curves.

#### **OFFSET VOLTAGE ADJUSTMENT**

The OPA277 series is laser-trimmed for very low offset voltage and drift so most circuits will not require external adjustment. However, offset voltage trim connections are provided on pins 1 and 8. Offset voltage can be adjusted by

connecting a potentiometer as shown in Figure 1. This adjustment should be used only to null the offset of the op amp. This adjustment should not be used to compensate for offsets created elsewhere in a system since this can introduce additional temperature drift.





#### INPUT PROTECTION

The inputs of the OPA277 series are protected with  $1k\Omega$  series input resistors and diode clamps. The inputs can withstand  $\pm 30V$  differential inputs without damage. The protection diodes will, of course, conduct current when the inputs are over-driven. This may disturb the slewing behavior of unity-gain follower applications, but will not damage the op amp.

#### INPUT BIAS CURRENT CANCELLATION

The input stage base current of the OPA277 series is internally compensated with an equal and opposite cancellation circuit. The resulting input bias current is the difference between the input stage base current and the cancellation current. This residual input bias current can be positive or negative.

When the bias current is canceled in this manner, the input bias current and input offset current are approximately the same magnitude. As a result, it is not necessary to use a bias current cancellation resistor as is often done with other op amps (Figure 2). A resistor added to cancel input bias current errors may actually increase offset voltage and noise.




FIGURE 2. Input Bias Current Cancellation.






FIGURE 3. Load Cell Amplifier.




FIGURE 4. Thermocouple Low Offset, Low Drift Loop Measurement with Diode Cold Junction Compensation.



#### **DFN PACKAGE**

The OPA277 series uses the 8-lead DFN (also known as SON), which is a QFN package with contacts on only two sides of the package bottom. This leadless, near-chip-scale package maximizes board space and enhances thermal and electrical characteristics through an exposed pad.

DFN packages are physically small, have a smaller routing area, improved thermal performance, and improved electrical parasitics, with a pinout scheme that is consistent with other commonly-used packages, such as SO and MSOP. Additionally, the absence of external leads eliminates bent-lead issues.

The DFN package can be easily mounted using standard printed circuit board (PCB) assembly techniques. See Application Note, *QFN/SON PCB Attachment* (SLUA271) and Application Report, *Quad Flatpack No-Lead Logic Packages* (SCBA017), both available for download at www.ti.com.

The exposed leadframe die pad on the bottom of the package should be connected to V–.

#### LAYOUT GUIDELINES

The leadframe die pad should be soldered to a thermal pad on the PCB. Mechanical drawings located at the end of this data sheet list the physical dimensions for the package and pad.

Soldering the exposed pad significantly improves board-level reliability during temperature cycling, key push, package shear, and similar board-level tests. Even with applications that have low-power dissipation, the exposed pad **must** be soldered to the PCB to provide structural integrity and long-term reliability.





10-Jun-2014

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2277AIDRMT	ACTIVE	VSON	DRM	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		BHZ	Samples
OPA2277AIDRMTG4	ACTIVE	VSON	DRM	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		BHZ	Samples
OPA2277P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA2277P	Samples
OPA2277PA	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA2277P A	Samples
OPA2277PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA2277P A	Samples
OPA2277PG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA2277P	Samples
OPA2277U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU I Call TI	Level-3-260C-168 HR		OPA 2277U	Samples
OPA2277U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU I Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U	Samples
OPA2277U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U	Samples
OPA2277UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU I Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U A	Samples
OPA2277UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U A	Samples
OPA2277UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U A	Samples
OPA2277UAE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U A	Samples
OPA2277UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U A	Samples
OPA2277UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 85	OPA 2277U	Samples



## PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
OPA277AIDRMR	ACTIVE	VSON	DRM	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		NSS	Sample
OPA277AIDRMT	ACTIVE	VSON	DRM	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		NSS	Sample
OPA277AIDRMTG4	ACTIVE	VSON	DRM	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		NSS	Sample
OPA277P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA277P	Sample
OPA277PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA277P A	Sample
OPA277PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA277P A	Sample
OPA277PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA277P	Sample
OPA277U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		OPA 277U	Sample
OPA277U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		OPA 277U	Sample
OPA277U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		OPA 277U	Sample
OPA277UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 277U A	Samples
OPA277UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 277U A	Sample
OPA277UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 277U A	Sample
OPA277UAE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 277U A	Sample
OPA277UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 277U A	Sample
OPA277UG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		OPA 277U	Sample



10-Jun-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA4277PA	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA4277PA	Samples
OPA4277PAG4	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA4277PA	Samples
OPA4277UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4277UA	Samples
OPA4277UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4277UA	Samples
OPA4277UA/2K5E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4277UA	Samples
OPA4277UAE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4277UA	Samples
OPA4277UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA4277UA	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2277AIDRMT	VSON	DRM	8	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
OPA2277U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2277UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA277AIDRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
OPA277AIDRMT	VSON	DRM	8	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
OPA277U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA277UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4277UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

9-Sep-2013



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2277AIDRMT	VSON	DRM	8	250	210.0	185.0	35.0
OPA2277U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA2277UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA277AIDRMR	VSON	DRM	8	3000	367.0	367.0	35.0
OPA277AIDRMT	VSON	DRM	8	250	210.0	185.0	35.0
OPA277U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA277UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA4277UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### **MECHANICAL DATA**





- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.

C. SON (Small Outline No-Lead) package configuration.
 The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.






### THERMAL PAD MECHANICAL DATA

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## DRM (S-PDSO-N8)



- All linear dimensions are in millimeters. Α.
  - Β. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated