## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **General Description**

The MAX77640/MAX77641 are a low- $I_Q$  power solution for applications where size and efficiency are critical. The device integrates a 3-output single-inductor multiple-output (SIMO) buck-boost regulator, a 150mA LDO, and a 3-channel current-sink driver.

The SIMO operates on an input between 2.7V and 5.5V. The outputs are independently programmable between 0.8V and 5.25V depending on ordering option. Each output is a buck-boost with glitchless transition between buck and boost operation. The SIMO can support >300mA loads (1.8V<sub>OUT</sub>, 3.7V<sub>IN</sub>).

The 150mA LDO provides ripple rejection for noise-sensitive applications. The current sinks can be programmed to blink LEDs in custom patterns. The device integrates a power sequencer to control power-up/down order of each output. Default output voltages and sequence order are factory-programmable. An I<sup>2</sup>C serial interface further configures the device.

The MAX77640/MAX77641 are available in a 30-bump wafer-level package (WLP). Total solution size is 16mm<sup>2</sup>. For a similar product with a battery charger, refer to the MAX77650.


#### **Applications**

- Hearables: Bluetooth Headphones and Earbuds
- Wearables: Fitness, Health, and Activity Monitors
- Action Cameras, Wearable/Body Cameras
- Internet of Things (IoT) Gadgets

#### **Benefits and Features**

- Compact, High-Efficiency Power Solution
  - 3-Output Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
  - 150mA LDO
  - 3-Channel Current-Sink Driver
  - Flexible Power Sequencing
  - GPIO and Reset Output
- 3-Output SIMO Extends Battery Life
  - 2.7V to 5.5V Input Voltage Range from Single Cell Li-Ion
  - 0.8V to 5.25V Output Voltage Range (Table 1)
  - Supports >300mA loads (1.8V<sub>OUT</sub>, 3.7V<sub>IN</sub>)
  - Improves Overall System Efficiency while Reducing Size
  - Maintains Regulation without Dropout unlike Traditional Bucks
  - Glitchless Buck-Boost Operation
- Low Quiescent Current
  - 300nA Shutdown Current
  - 5.6µA Operating Current (3 SIMO Channels and LDO On)
- Small Size
  - 2.75mm x 2.15mm (0.7mm max heigh) WLP
  - 30-Bump, 0.2mm Pitch, 6 x 5 Array
  - 16mm<sup>2</sup> Total Solution Size

#### <u>Ordering Information</u> appears at end of data sheet.





# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **TABLE OF CONTENTS**

General Description.	1
Applications	1
Benefits and Features	1
Simplified Application Circuit	1
Absolute Maximum Ratings	6
Package Information	6
30 WLP 0.4mm Pitch	6
Electrical Characteristics—Top Level	7
Electrical Characteristics—SIMO Buck-Boost	9
Electrical Characteristics—LDO	1
Electrical Characteristics—Current Sinks	3
Electrical Characteristics—I <sup>2</sup> C Serial Interface	4
Typical Operating Characteristics	7
Bump Configuration	5
MAX77640/MAX77641	5
Bump Descriptions	5
Detailed Description—Top Level	7
Support Materials	7
Top-Level Interconnect Simplified Diagram    28	8
Voltage Monitors	8
SYS POR Comparator	8
SYS Undervoltage-Lockout Comparator	9
SYS Overvoltage-Lockout Comparator	9
nEN Enable Input	9
nEN Manual Reset	9
nEN Dual-Functionality: Push-Button vs. Slide-Switch	9
Interrupts (nIRQ)	D
Reset Output (nRST)	D
Power Hold Input (PWR_HLD)	D
General-Purpose Input Output (GPIO)	1
On/Off Controller	2
Flexible Power Sequencer (FPS)	6
Debounced Inputs (nEN and GPI)	8
Thermal Alarms and Protection    38	8
Register Map	8
Detailed Description—SIMO Buck-Boost	9
SIMO Features and Benefits	0

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **TABLE OF CONTENTS (CONTINUED)**

SIMO Control Scheme	40
SIMO Soft-Start	40
SIMO Output Voltage Configuration	41
SIMO Active Discharge Resistance	41
Applications Information	42
SIMO Available Output Current	42
Inductor Selection.	42
Input Capacitor Selection	43
Boost Capacitor Selection	43
Output Capacitor Selection	43
SIMO Switching Frequency	43
Unused SIMO Outputs	44
PCB Layout	45
Detailed Description—LDO	46
Features and Benefits	46
LDO Active-Discharge Resistor	46
LDO Dropout	46
LDO Soft-Start	47
Applications Information	47
Current Limit.	47
Using the LDO as a Load Switch	47
Input and Output Capacitor Selection	47
Detailed Description—Current Sinks	49
Applications Information	49
LED Assignment.	49
Unused Current Sink Ports.	49
Detailed Description—I <sup>2</sup> C Serial Interface	50
Typical Application Circuit	52
Ordering Information	52
Revision History	53

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **LIST OF FIGURES**

Figure 1. Top-Level Interconnect Simplified Diagram	28
Figure 2. nEN Usage Timing Diagram	30
Figure 3. GPIO Block Diagram	32
Figure 4. Top-Level On/Off Controller	33
Figure 5. Power-Up/Power-Down Sequence	35
Figure 6. Flexible Power Sequencer Basic Timing Diagram	36
Figure 7. Startup Timing Diagram Due to nEN	37
Figure 8. Debounced Inputs Timing Diagram	38
Figure 9. SIMO Detailed Block Diagram	39
Figure 10. SIMO Switching Frequency Measurements	44
Figure 11. PCB Top-Metal and Component Layout Example	45
Figure 12. LDO Simplified Block Diagram	46
Figure 13. LDO Capacitance for Stability	48
Figure 14. Current Sink Block Diagram	49
Figure 15. I <sup>2</sup> C Simplified Block Diagram	50
Figure 16. Slave Address Example	51

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### LIST OF TABLES

Table 1. Regulator Summary	27
Table 2. On/Off Controller Transitions.	33
Table 3. SIMO Available Output Current for Common Applications	42
Table 4. Example Inductors	43
Table 5. I <sup>2</sup> C Slave Address Options	51

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Absolute Maximum Ratings**

nEN, PWR_HLD, nIRQ, nRST to GND0.3V to V <sub>SYS</sub> + 0.3V
SCL, SDA, GPIO to GND0.3V to V <sub>IO</sub> + 0.3V
SYS to GND0.3V to +6.0V
SYS to IN_SBB0.3V to +0.3V
nIRQ, nRST, SDA, GPIO Continous Current ±20mA
LDO to GND (Note 1)0.3V to $V_{IN}$ LDO + 0.3V
IN_LDO, V <sub>IO</sub> to GND0.3V to $\overline{V}_{SYS}$ + 0.3V
LED0, LED1, LED2 to LGND0.3V to +6.0V
IN_SBB to PGND0.3V to +6.0V
LXA Continuous Current (Note 1) 1.2A <sub>RMS</sub>
LXB Continuous Current (Note 2) 1.2A <sub>RMS</sub>
SBB0, SBB1, SBB2 to PGND (Note 3)
BST to IN_SBB0.3V to +6.0V

BST to LXB	0.3V to +6.0V
SBB0, SBB1, SBB2 Short-Circuit Duration	Continuous
PGND to GND	0.3V to +0.3V
LGND to GND	0.3V to +0.3V
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+260°C
Continuous Power Dissipation (Multilayer Bo	ard)
(T <sub>A</sub> = +70°C, derate 20.4mW/°C above +7	0°C)1632mW

Note 1: LXA has internal clamping diodes to PGND and IN\_SBB. It is normal for these diodes to briefly conduct during switching events. Avoid steady-state conduction of these diodes.

Note 2: Do not externally bias LXB. LXB has an internal low-side clamping diode to PGND, and an internal high-side clamping diode that dynamically shifts to the selected SIMO output. It is normal for these internal clamping diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to V<sub>SBB0</sub> +0.3V.

**Note 3:** When the active discharge resistor is engaged, limit its power dissipation to an average of 10mW.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

#### 30 WLP 0.4mm Pitch

Package Code	W302H2+1
Outline Number	<u>21-100047</u>
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient $(\theta_{JA})$	49°C/W (2s2p board)

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—Top Level**

 $(V_{SYS} = V_{IN\_SBB} = V_{IN\_LDO} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>SYS</sub>			2.7		5.5	V
		Current measured into SYS, IN_SBB,	Main bias is off (SBIA_EN = 0). This is the standby state		0.3	1	
Shutdown Supply Current	I <sub>SHDN</sub>	and IN_LDO, all resources are off (LDO, SBB0, SBB1, SBB2, LED0, LED1, LED2), T <sub>A</sub> = +25°C	Main bias is on in low-power mode (SBIA_EN = 1, SBIA_LPM = 1)		1.0		μΑ
			Main bias is on in normal mode (SBIA_EN = 1, SBIA_LPM = 0)		28.0		
		Current measured into SYS, IN_SBB, and IN_LDO. LDO,	Main bias is in low- power mode (SBIA_LPM = 1)		5.6	13	
Quiescent Supply Current	IQ	with no load. LED0, LED1. and LED2	BB2 are enabled Main bias is ith no load. LED0, normal-power ED1, and LED2 mode (SBIA_LPM	40	60	μA	
POWER-ON RESET (PO	R)		· · ·				
POR Threshold	V <sub>POR</sub>	V <sub>SYS</sub> falling		1.6	1.9	2.1	V
POR Threshold Hysteresis					100		mV
UNDERVOLTAGE LOCK	OUT (UVLO)						
UVLO Threshold	VSYSUVLO	V <sub>SYS</sub> falling, UVLO_		2.5	2.6	2.7	v
	*3130710	V <sub>SYS</sub> falling, UVLO_	F[3:0] = 0xF	2.75	2.85	2.95	· ·
UVLO Threshold Hysteresis	V <sub>SYSUVLO_HY</sub> S	UVLO_H[3:0] = 0x5			300		mV
OVERVOLTAGE LOCKO	OUT (OVLO)						
OVLO Threshold	VSYSOVLO	$V_{\mbox{SYS}}$ rising		5.70	5.85	6.00	V
THERMAL MONITORS							
Overtemperature- Lockout Threshold	T <sub>OTLO</sub>	T <sub>J</sub> rising			165		°C
Thermal Alarm Temperature 1	T <sub>JAL1</sub>	T <sub>J</sub> rising			80		°C
Thermal Alarm Temperature 2	T <sub>JAL2</sub>	T <sub>J</sub> rising			100		°C
Thermal Alarm Temperature Hysteresis					15		°C

### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—Top Level (continued)**

 $(V_{SYS} = V_{IN\_SBB} = V_{IN\_LDO} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
ENABLE INPUT (nEN)							
nEN Input Leakage		$V_{SYS}$ = 5.5V, $V_{nEN}$ = 0V, and 5.5V	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Current	<sup>I</sup> nEN_LKG	$V_{SYS}$ = 5.5V, $V_{nEN}$ = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μA
nEN Input Falling Threshold	V <sub>TH_nEN_F</sub>	nEN falling		V <sub>SYS</sub> - 1.4	V <sub>SYS</sub> - 1.0		V
nEN Input Rising Threshold	V <sub>TH_nEN_</sub> F	nEN falling			V <sub>SYS</sub> - 0.9	V <sub>SYS</sub> - 0.6	V
nEN Debounce Time	toone on	DBEN_nEN = 0			100		μs
	<sup>t</sup> DBNC_nEN	DBEN_nEN = 1			30		ms
nEN Manual Reset Time	tMDOT	MRT_OTP = 0		14	16	20	S
	<sup>t</sup> MRST	MRT_OTP = 1		7	8	10.5	5
POWER HOLD INPUT (P	WR_HLD)	1					
PWR_HLD Input	IPWR_HLD_LK	$V_{SYS} = V_{IO} = 5.5V,$	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Leakage Current	G	V <sub>PWR_HLD</sub> = 0V, and 5.5V	T <sub>A</sub> = +85°C		±0.01		μA
PWR_HLD Input Voltage Low	VIL	V <sub>IO</sub> = 1.8V				0.3 x V <sub>IO</sub>	V
PWR_HLD Input Voltage High	V <sub>IH</sub>	V <sub>IO</sub> = 1.8V		0.7 x V <sub>IO</sub>			V
PWR_HLD Input Hysteresis	V <sub>HYS</sub>	V <sub>IO</sub> = 1.8V			50		mV
PWR_HLD Glitch Filter	<sup>t</sup> PWR_HLD_GF	Both rising and fallin	g edges are filtered		100		μs
PWR_HLD Wait Time	<sup>t</sup> pwr_hld_wa It	Maximum time for P assert after nRST de power-up sequence		3.5	4.0	5.0	S
<b>OPEN-DRAIN INTERRUP</b>	PT OUTPUT (nIR	Q)					
nIRQ Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
nIRQ Output Falling Edge Time	<sup>t</sup> f_nIRQ	C <sub>IRQ</sub> = 25pF			2		ns
		$V_{SYS} = V_{IO} = 5.5V,$	T <sub>A</sub> = +25°C	-1	±0.001	+1	
nIRQ Output High Leakage Current	l <sub>nIRQ_LKG</sub>	nIRQ set to be high impedance (i.e., no interrupts), V <sub>nIRQ</sub> = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μA
OPEN-DRAIN RESET OU	JTPUT (nRST)						
nRST Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA				0.4	V
nRST Output Falling Edge Time	<sup>t</sup> f_nRST	C <sub>RST</sub> = 25pF			2		ns

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—Top Level (continued)**

 $(V_{SYS} = V_{IN\_SBB} = V_{IN\_LDO} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
nRST Deassert Delay Time	<sup>t</sup> RSTODD	See Figure 5 for more information			5.12		ms
nRST Assert Delay Time	<sup>t</sup> RSTOAD	See Figure 5 for mor	e information		10.24		ms
		V <sub>SYS</sub> = V <sub>IO</sub> =	T <sub>A</sub> = +25°C	-1	±0.001	+1	
nRST Output High Leakage Current	I <sub>nRST_LKG</sub>	5.5V, nRST set to be high impedance (i.e., not reset), V <sub>nRST</sub> = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μΑ
GENERAL-PURPOSE IN	PUT/OUTPUT (0	SPIO)					
Input Voltage Low	VIL	V <sub>IO</sub> = 1.8V				0.3 x V <sub>IO</sub>	V
Input Voltage High	V <sub>IH</sub>	V <sub>IO</sub> = 1.8V		0.7 x V <sub>IO</sub>			V
		DIR = 1, V <sub>IO</sub> =	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Input Leakage Current	I <sub>GPI_LKG</sub>	5.5V, V <sub>GPIO</sub> = 0V and 5.5V	T <sub>A</sub> = +85°C		±0.01		μA
Output Voltage Low	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA	I <sub>SINK</sub> = 2mA			0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1mA		0.8 x V <sub>IO</sub>			V
Input Debounce Time	<sup>t</sup> DBNC_GPI	DBEN_GPI = 1			30		ms
Output Falling Edge Time	t <sub>f_</sub> GPIO	C <sub>GPIO</sub> = 25pF			3		ns
Output Rising Edge Time	<sup>t</sup> r_GPIO	C <sub>GPIO</sub> = 25pF			3		ns
FLEXIBLE POWER SEQ	JENCER						
Power-Up Event Periods	t <sub>EN</sub>	See Figure 6 for more information			1.28		ms
Power-Down Event Periods	t <sub>DIS</sub>	See Figure 6 for mor	e information		2.56		ms

#### **Electrical Characteristics—SIMO Buck-Boost**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBx} = 10\mu$ F, L = 1.5µH, limits are 100% production tested at T<sub>A</sub> = +25°C, Min/Max limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
OUTPUT VOLTAGE RANGE (SBB0)									
Minimum Output Voltage				0.8		V			
Maximum Output Voltage				2.375		V			
Output DAC Bits				6		bits			
Output DAC LSB Size				25		mV			
OUTPUT VOLTAGE RAN	IGE (SBB1)								
Minimum Output		MAX77640		0.8		v			
Voltage		MAX77641		2.4		V			

### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—SIMO Buck-Boost (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBx} = 10\mu$ F, L = 1.5µH, limits are 100% production tested at T<sub>A</sub> = +25°C, Min/Max limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
Maximum Output		MAX77640		1.5875				
Voltage		MAX77641			5.25		- V	
Output DAC Bits				6		bits		
		MAX77640			12.5			
Output DAC LSB Size		MAX77641			50		- mV	
OUTPUT VOLTAGE RAN	IGE (SBB2)							
Minimum Output		MAX77640			0.8		v	
Voltage		MAX77641			2.4		] V	
Maximum Output		MAX77640			3.95			
Voltage		MAX77641			5.25		- V	
Output DAC Bits					6		bits	
Output DAC LSB Size					50		mV	
STATIC OUTPUT VOLTA	GE ACCURAC	Y		·			•	
		V <sub>SBBx</sub> falling,	T <sub>A</sub> = +25°C	-2.5	; +	+2.5		
Output Voltage Accuracy	threshold where LXA switches hig Specified as a percentage of target output voltage.	LXA switches high. Specified as a percentage of target output	T <sub>A</sub> = -40°C to +85°C	-4.0		+4.0	%	
TIMING CHARACTERIST	ICS			·			•	
Enable Delay		Delay time from the first enable signal to switch in order to se	when it begins to		60		μs	
Soft-Start Slew Rate	dV/dt <sub>SS</sub>			3.3	5.0	6.6	mV/µs	
POWER STAGE CHARA	CTERISTICS			·			•	
		SBB0, SBB1,	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0		
LXA Leakage Current		SBB2 are disabled, $V_{IN}$ SBB = 5.5V, $V_{LXA}$ = 0V, or 5.5V	T <sub>A</sub> = +85°C		±1.0		μA	
		SBB0, SBB1,	T <sub>A</sub> = +25°C	-1.0	±0.1	+1.0		
LXB Leakage Current		SBB2 are disabled, $V_{IN\_SBB} = 5.5V$ , $V_{LXA} = 0V \text{ or } 5.5V$ , all $V_{SBBx} = 5.5V$	T <sub>A</sub> = +85°C		±1.0		μΑ	
		V <sub>IN SBB</sub> = 5.5V,	T <sub>A</sub> = +25°C		+0.01	+1.0		
BST Leakage Current		V <sub>LXB</sub> = 5.5V, V <sub>BST</sub> = 11V	T <sub>A</sub> = +85°C		+0.1		μA	

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—SIMO Buck-Boost (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_SBB} = 3.7V, C_{SBBx} = 10\mu$ F, L = 1.5µH, limits are 100% production tested at T<sub>A</sub> = +25°C, Min/Max limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		SBB0, SBB1,	T <sub>A</sub> = +25°C		+0.1	+1.0	
Disabled Output Leakage Current		SBB2 are disabled, active-discharge disabled (ADE_SBBx = 0), $V_{SBBx} = 5.5V$ , $V_{LXB} = 0V$ , $V_{SYS} =$ $V_{IN}$ _SBB = $V_{BST} =$ 5.5V	T <sub>A</sub> = +85°C		+0.2		μA
Active Discharge Impedance	R <sub>AD_SBBx</sub>	SBB0, SBB1, SBB2 discharge enabled (A	,	80	140	260	Ω
CONTROL SCHEME							
		IP_SBBx = 0b11		0.414	0.500	0.586	
Peak Current Limit (Note 5)		IP_SBBx = 0b10		0.589	0.707	0.806	•
	IP_SBB	IP_SBBx = 0b01		0.713	0.866	0.947	A
		IP_SBBx = 0b00		0.892	1.000	1.108	

Note 4: Guaranteed by design and characterization but not directly production tested. Production test coverage is provided by the Shutdown Supply Current and Quiescent Supply Current specification in the <u>Electrical Characteristics—Top Level</u> table.

Note 5: Typical values align with bench observations using the stated conditions. Minimum and maximum values are tested in production with DC currents. See the <u>Typical Operating Characteristics</u> SIMO switching waveforms to gain more insight on this specification.

#### **Electrical Characteristics—LDO**

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 2.05V, V_{LDO} = 1.85V, C_{LDO} = 10\mu$ F, limits are 100% production tested at T<sub>A</sub> = +25°C, Min/Max limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS		
GENERAL CHARACTER	GENERAL CHARACTERISTICS								
Input Voltage	V <sub>IN_LDO</sub>	IN_LDO cannot exce (Note 6)	IN_LDO cannot exceed SYS voltage (Note 6)			5.5	V		
LDO Shutdown Current	IN_LDO	Current measured in output disabled (Note		0.1	1	μΑ			
LDO Quiescent Supply	I <sub>IN LDO</sub>	Current measured into IN_LDO, ILDO=	LDO output enabled and in regulation, V <sub>IN_LDO</sub> = 2.05V, V <sub>LDO</sub> = 1.85V		1.7	5.15 uA	μĄ		
Current (Note 4)		0mA	LDO output enabled and in dropout, V <sub>IN_LDO</sub> = 1.8V, V <sub>LDO</sub> target is 1.85V		2.3		P***		
Maximum Output Current	lout			150			mA		
Current Limit	I <sub>LIM_LDO</sub>	V <sub>LDO</sub> externally force	ed to 1.3V	165	255	375	mA		

### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—LDO (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 2.05V, V_{LDO} = 1.85V, C_{LDO} = 10\mu$ F, limits are 100% production tested at T<sub>A</sub> = +25°C, Min/Max limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS		
GENERAL CHARACTER	ISTICS / OUTPL	JT VOLTAGE RANGE					,	
Output Voltage Range		Programmable with 12.5mV steps	TV_LDO[6:0] in	1.3500		2.9375	v	
Output DAC Bits					7		bits	
Output DAC LSB Size					12.5		mV	
STATIC CHARACTERIS	rics							
Initial Output Voltage Accuracy		I <sub>LDO</sub> = 75mA, T <sub>A</sub> = +	+25°C	-2.5		+2.5	%	
Output Voltage Accuracy		$V_{LDO}$ programmed f 2.9375V, $V_{IN\_LDO}$ = not in dropout, $I_{LDO}$ $T_A$ = -5°C to +85°C	1.8V to 5.5V, LDO	-3		+3	%	
Output Noise	f = 10Hz to are in normal- 100kHz, I <sub>OUT</sub> = power mode 15mA Voyo = (SBIA LPM = 0)		power mode		550			
		2.05V, V <sub>LDO</sub> = 1.85V	Main bias circuits are in low-power mode (SBIA_LPM = 1)		800		− µV <sub>RMS</sub>	
TIMING CHARACTERIST	TICS							
Enable Delay		$T_A = +25^{\circ}C$			0.6	1.25	ms	
Soft-Start Slew Rate	dV/dt <sub>SS</sub>	$V_{LDO}$ from 10% to 9 value, T <sub>A</sub> = +25°C	0% of final	0.5	1.25	2.50	mV/µs	
POWER STAGE CHARA	CTERISTICS							
Dropout Voltage	V <sub>LDO_DO</sub>	V <sub>SYS</sub> = 3.7V, 1.85V voltage (TV_LDO[6:0 V <sub>IN_LDO</sub> = 1.7V, I <sub>LD</sub>	0] = 0x20),		90	180	mV	
	P-	$V_{SYS} = 3.7V, 1.85V$ programmed output voltage (TV_LDO[6:0] = 0x20), V_{IN_LDO} = 1.7V, I_{LDO} = I_{MAX} (Note 1)	T <sub>A</sub> = +25°C		0.6	0.9	Ω	
Dropout On-Resistance	R <sub>DSON</sub>	$\label{eq:VSYS} \begin{array}{l} V_{SYS} = 3.7V, \ 1.85V \\ \text{programmed output} \\ \text{voltage} \\ (TV\_LDO[6:0] = \\ 0x20), \ V_{IN\_LDO} = \\ 1.7V, \ I_{LDO} = \\ I_{MAX} \ (Note \ 1) \end{array}$	T <sub>A</sub> = +85°C			1.2		
Active-Discharge Impedance	R <sub>AD_LDO</sub>	Regulator disabled, a enabled (ADE_LDO		50	100	200	Ω	

### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—LDO (continued)**

 $(V_{SYS} = 3.7V, V_{IN\_LDO} = 2.05V, V_{LDO} = 1.85V, C_{LDO} = 10\mu$ F, limits are 100% production tested at T<sub>A</sub> = +25°C, Min/Max limits over the operating temperature range (T<sub>A</sub> = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		Regulator disabled, active discharge	T <sub>A</sub> = +25°C (Note 7)		+0.1	+1.0	
Disabled Output Leakage Current		disabled (ADE_LDO = 0), $V_{SYS} = V_{IN_LDO} =$ 5.5V, $V_{LDO} =$ 5.5V and 0V	T <sub>A</sub> = +85°C		+1.0		μA

**Note 6:** Dropout is the condition where the input voltage is in its valid input range but the output cannot be properly regulated because the input voltage is not sufficiently higher than the output voltage. See the <u>LDO Dropout</u> section for more information.

Note 7: Guaranteed by design and characterization but not directly production tested. The ability to disconnect the active discharge resistance is functionally checked in a production test.

#### **Electrical Characteristics—Current Sinks**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
GENERAL CHARACTER	ISTICS	•					
Current-Sink Quiescent Current	IQ	one channel is enab	Change in supply current at SYS when one channel is enabled and delivering 12.8mA, V <sub>LEDx</sub> = $0.2$ V			12	μΑ
		All current-sink drivers combined.	T <sub>A</sub> = +25°C		+0.1	+1.0	_
Current-Sink Leakage		outputs disabled, V <sub>LEDx</sub> = 5.5V	T <sub>A</sub> = +85°C		+1.0		μA
3.2mA CURRENT-SINK	RANGE (LED_F	Sx[1:0] = 0b01, VLED	x = 0.2V)				
Minimum Sink Current		BRT_LEDx[4:0] = 0t	00000		0.1		mA
Maximum Sink Current		BRT_LEDx[4:0] = 0t		3.2		mA	
Current-Sink DAC Bits					5		bits
Current-Sink DAC LSB					0.1		mA
			T <sub>A</sub> = +25°C	3.10	3.20	3.25	
Current-Sink Accuracy		BRT_LEDx[4:0] = 0b11111	T <sub>A</sub> = -40°C to +85°C	3.03	3.20	3.36	mA
Dropout Voltage	V <sub>DO</sub>	BRT_LEDx[4:0] = 0t 2.9mA	511111, I <sub>LEDx</sub> =		35	70	mV
6.4mA CURRENT-SINK	RANGE (LED_F	Sx[1:0] = 0b10, VLED	x = 0.2V)				
Minimum Sink Current		BRT_LEDx[4:0] = 0t	00000		0.2		mA
Maximum Sink Current		BRT_LEDx[4:0] = 0t	511111		6.4		mA
Current-Sink DAC Bits					5		bits
Current-Sink DAC LSB					0.2		mA
			T <sub>A</sub> = +25°C	6.30	6.40	6.50	
Current-Sink Accuracy		0b11111	$RI_{LEDX[4:0]} = - 4000 tr$		6.06 6.40 6.72		mA

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Electrical Characteristics—Current Sinks (continued)**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	COND	DITIONS	MIN	TYP	MAX	UNITS
Dropout Voltage	V <sub>DO</sub>	LED_FSx[1:0] = 0b1 0b11111, I <sub>LEDx</sub> = 5.		35	70	mV	
12.8mA CURRENT-SINK	RANGE (LED_F	<sup>-</sup> Sx[1:0] = 0b11, VLE	Dx = 0.2V)				
Minimum Sink Current		$BRT_LEDx[4:0] = 0k$	00000		0.4		mA
Maximum Sink Current		$BRT_LEDx[4:0] = 0k$	o11111		12.8		mA
Current-Sink DAC Bits					5		bits
Current-Sink DAC LSB					0.4		mA
			T <sub>A</sub> = +25°C	12.6	12.8	13.0	
Current-Sink Accuracy		BRT_LEDx[4:0] = 0b11111	T <sub>A</sub> = -40°C to +85°C	12.16	12.80	13.44	mA
Dropout Voltage	V <sub>DO</sub>	BRT_LEDx[4:0] = 0t 11.5mA		35	70	mV	
TIMING CHARACTERIS	TICS						
Root Clock Frequency				25.6	32.0	38.4	Hz
TIMING CHARACTERIS	TICS / BLINK PE	RIOD SETTINGS					
Misisson Dials Desiral				0.5		s	
Minimum Blink Period		P_LEDx[3:0] = 0b00	00	16			clocks
Maximum Dlink Dariad			4.4		8		s
Maximum Blink Period		P_LEDx[3:0] = 0b11	11		256		clocks
					0.5		s
Blink Period LSB					16		clocks
TIMING CHARACTERIS	TICS / BLINK DU	TY CYCLE					
Minimum Blink Duty Cycle		D_LEDx[3:0] = 0b0000 6.25			%		
Maximum Blink Duty Cycle		D_LEDx[3:0] = 0b1111			100		%
Blink Duty Cycle LSB					6.25		%

#### **Electrical Characteristics—I<sup>2</sup>C Serial Interface**

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	YMBOL CONDITIONS		ТҮР	MAX	UNITS	
POWER SUPPLY							
V <sub>IO</sub> Voltage Range	V <sub>IO</sub>		1.7	1.8	3.6	V	
V Diag Current		V <sub>IO</sub> = 3.6V, V <sub>SDA</sub> = V <sub>SCL</sub> = 0V or 3.6V	-1	0	+1	μA	
V <sub>IO</sub> Bias Current		V <sub>IO</sub> = 1.7V, V <sub>SDA</sub> = V <sub>SCL</sub> = 0V or 1.7V	-1	0	+1		
SDA AND SCL I/O STAG	E						
SCL, SDA Input High Voltage	V <sub>IH</sub>	V <sub>IO</sub> = 1.7V to 3.6V	0.7 x V <sub>IO</sub>			V	

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### Electrical Characteristics—I<sup>2</sup>C Serial Interface (continued)

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$ , limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL, SDA Input Low Voltage	V <sub>IL</sub>	V <sub>IO</sub> = 1.7V to 3.6V			0.3 x V <sub>IO</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>			0.05 x V <sub>IO</sub>		V
SCL, SDA Input Leakage Current	łı	$V_{IO}$ = 3.6V, $V_{SCL}$ = $V_{SDA}$ = 0V and 3.6V	-10		+10	μΑ
SDA Output Low Voltage	V <sub>OL</sub>	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	CI			10		pF
Output Fall Time from $V_{IH}$ to $V_{IL}$ (Note 1)	t <sub>OF</sub>				120	ns
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING (	STANDARD, FAST, AND FAST-MODE PLU	S) (Note 8	)		
Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_STA		0.26			μs
SCL Low Period	tLOW		0.5			μs
SCL High Period	t <sub>HIGH</sub>		0.26			μs
Setup Time REPEATED START Condition	<sup>t</sup> SU_STA		0.26			μs
Data Hold Time	t <sub>HD_DAT</sub>		0			μs
Data Setup Time	<sup>t</sup> SU_DAT		50			ns
Setup Time for STOP Condition	tsu_sto		0.26			μs
Bus Free Time between STOP and START Condition	<sup>t</sup> BUF		0.5			μs
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		50		ns
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING (	HIGH-SPEED MODE, CB = 100pF) (Note 8)				
Clock Frequency	f <sub>SCL</sub>				3.4	MHz
Setup Time REPEATED START Condition	<sup>t</sup> SU_STA		160			ns
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_STA		160			ns
SCL Low Period	tLOW		160			ns
SCL High Period	t <sub>HIGH</sub>		60			ns
Data Setup Time	<sup>t</sup> SU_DAT		10			ns
Data Hold Time	thd_dat		0		70	ns
SCL Rise Time	t <sub>rCL</sub>	T <sub>A</sub> = +25°C	10		40	ns

### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### Electrical Characteristics—I<sup>2</sup>C Serial Interface (continued)

 $(V_{SYS} = V_{IN\_SBB} = 3.7V, V_{IO} = 1.8V)$  limits are 100% production tested at  $T_A = +25^{\circ}C$ , Min/Max limits over the operating temperature range ( $T_A = -40^{\circ}C$  to +85°C) are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	<sup>t</sup> rCL1	T <sub>A</sub> = +25°C			80	ns
SCL Fall Time	t <sub>fCL</sub>	T <sub>A</sub> = +25°C	10		40	ns
SDA Rise Time	<sup>t</sup> rDA	T <sub>A</sub> = +25°C	10		80	ns
SDA Fall Time	<sup>t</sup> fDA	T <sub>A</sub> = +25°C	10		80	ns
Setup Time for STOP Condition	tsu_sto		160			ns
Bus Capacitance	CB				100	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter 10				ns
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING	(HIGH-SPEED MODE, CB = 400pF) (Note 8)				
Clock Frequency	f <sub>SCL</sub>				1.7	MHz
Setup Time REPEATED START Condition	<sup>t</sup> SU_STA		160			ns
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_STA		160			ns
SCL Low Period	t <sub>LOW</sub>		320			ns
SCL High Period	thigh		120			ns
Data Setup Time	<sup>t</sup> SU_DAT		10			ns
Data Hold Time	<sup>t</sup> HD_DAT		0		150	ns
SCL Rise Time	t <sub>RCL</sub>	T <sub>A</sub> = +25°C	20		80	ns
Rise Time of SCL Signal after REPEATED START Condition and after Acknowledge Bit	t <sub>RCL1</sub>			80	ns	
SCL Fall Time	t <sub>FCL</sub>	T <sub>A</sub> = +25°C	20		80	ns
SDA Rise Time	t <sub>RDA</sub>	T <sub>A</sub> = +25°C	20		160	ns
SDA Fall Time	t <sub>FDA</sub>	T <sub>A</sub> = +25°C	20		160	ns
Setup Time for STOP Condition	tsu_sto		160			ns
Bus Capacitance	CB				400	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter	10			ns

Note 8: Design guidance only. Not production tested.

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

SBBI ENABLED

60

85

### **Typical Operating Characteristics**

6

5

4

3 2

1

0

2.5

3.0 3.5


4.0 4.5 5.0 5.5

 $V_{BATT}\left(V\right)$ 

IBATT (JUA)

(Typical Applications Circuit,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)

SBB1 ENABLED



6

5 4

3

2

1

0

-40

-15

10


TEMPERATURE (°C)

35

IBATT (JUA)


### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Typical Operating Characteristics (continued)**




### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Typical Operating Characteristics (continued)**




### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Typical Operating Characteristics (continued)**



### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer


#### **Typical Operating Characteristics (continued)**





### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer


#### **Typical Operating Characteristics (continued)**


(Typical Applications Circuit, V<sub>SYS</sub> = V<sub>IN SBB</sub> = 3.7V, V<sub>IO</sub> = 1.8V, T<sub>A</sub> = +25°C, unless otherwise noted.)


















## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Typical Operating Characteristics (continued)**


(Typical Applications Circuit, V<sub>SYS</sub> = V<sub>IN SBB</sub> = 3.7V, V<sub>IO</sub> = 1.8V, T<sub>A</sub> = +25°C, unless otherwise noted.)



## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Typical Operating Characteristics (continued)**


(Typical Applications Circuit,  $V_{SYS} = V_{IN\_SBB} = 3.7V$ ,  $V_{IO} = 1.8V$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Bump Configuration**

#### MAX77640/MAX77641



#### **Bump Descriptions**

PIN	NAME	FUNCTION	TYPE
TOP LEVE	Ĺ		
		Active-High Power Hold Input. Assert PWR_HLD to keep the on/off controller in its on state. If PWR_HLD is not needed, connect it to SYS and use the SFT_RST bits to power the device down.	digital input
A2	nEN	Active-Low Enable Input. nEN supports push-button or slide-switch configurations. An external pullup resistor ( $10k\Omega$ to $100k\Omega$ ) to SYS is required.	digital input
A3	SDA	I <sup>2</sup> C Data	digital i/o
B4	SCL	I <sup>2</sup> C Clock	digital input
B1	GPIO	General Purpose Input/Output. The GPIO I/O stage is internally biased with VIO.	digital i/o
B2	nRST	Active-Low, Open-Drain Reset Output. Connect a 100k $\Omega$ pullup resistor between nRST and a voltage equal to or less than V <sub>SYS</sub> .	digital output
C2	nIRQ	Active-Low, Open-Drain Interrupt Output. Connect a 100k $\Omega$ pullup resistor between nIRQ and a voltage equal to or less than V <sub>SYS</sub> .	digital output
E2, E3	SYS	System Power Output. SYS provides power to the system resources as well as the control logic of the device. Connect to IN_SBB and bypass to GND with a $22\mu$ F ceramic capacitor.	power input
C3, D1, D2, E1	GND	Quiet Ground. Connect GND to PGND, LGND, and the low-impedance ground plane of the PCB.	ground

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## **Bump Descriptions (continued)**

PIN	NAME	FUNCTION	TYPE	
C4	V <sub>IO</sub>	I <sup>2</sup> C Interface and GPIO Driver Power	power input	
C1, D3	N.C.	No Connection. Leave this pin unconnected.		
LDO	1			
В5	LDO	Linear Regulator Output. Connect to GND if unused.	power output	
B6	IN_LDO	Linear Regulator Input. Connect to GND if unused.	power input	
RGB LED I	RIVER	•		
A6	LED0	Current Sink Port 0. LED0 is typically connected to the cathode of an LED and is capable of sinking up to 12.5mA. Connect to ground if unused.	power	
A5	LED1	Current Sink Port 1. LED1 is typically connected to the cathode of an LED and is capable of sinking up to 12.5mA. Connect to ground if unused.	power	
A4	LED2	Current Sink Port 2. LED2 is typically connected to the cathode of an LED and is capable of sinking up to 12.5mA. Connect to ground if unused.	power	
В3	LGND	Current Sink Ground. Connect LGND to GND, PGND, and the low-impedance ground plane of the PCB.	ground	
SIMO BUC	K-BOOST	•		
E4	IN_SBB	SIMO Power Input. Connect IN_SBB to SYS and bypass to PGND with a 22µF ceramic capacitor as close as possible to the IN_SBB pin.	power input	
C6	SBB0	SIMO Buck-Boost Output 0. SBB0 is the power output for channel 0 of the SIMO buckboost. Bypass SBB0 to PGND with a $10\mu$ F ceramic capacitor.	power output	
D6	SBB1	SIMO Buck-Boost Output 1. SBB1 is the power output for channel 1 of the SIMO buckboost. Bypass SBB1 to PGND with a $10\mu$ F ceramic capacitor.	power output	
E6	SBB2	SIMO Buck-Boost Output 2. SBB2 is the power output for channel 2 of the SIMO buckboost. Bypass SBB2 to PGND with a $10\mu$ F ceramic capacitor.	power output	
C5	BST	SIMO Power Input for the High-Side Output NMOS Drivers. Connect a 3300pF ceramic capacitor between BST and LXB.	power input	
D4	D4Switching Node A. LXA is driven between PGND and IN_SBB when any SIMO channel is enabled. LXA is driven to PGND when all SIMO channels are disabled. Connect a 1.5μH inductor between LXA and LXB.		power i/o	
D5	LXB	Switching Node B. LXB is driven between PGND and SBBx when SBBx is enabled. LXB is driven to PGND when all SIMO channels are disabled. Connect a 1.5µH inductor between LXA and LXB.		
E5	PGND	Power ground for the SIMO low-side FETs. Connect PGND to GND, LGND, and the low- impedance ground plane of the PCB.	ground	

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Detailed Description—Top Level**

The MAX77640/MAX77641 provide highly-integrated power solutions for low-power applications where small size, lowquiescent current, and efficiency are critical. These devices integrate a single-inductor, multiple-output (SIMO) buckboost regulator with three output channels. See <u>Table 1</u>. The three outputs of the SIMO regulator share capacity and are typically capable of providing 300mA total to the system.

A 150mA LDO is available to post-regulate SIMO outputs for audio, sensors, or other noise-sensitive applications. The LDO can also operate directly from SYS.

These devices also integrate 3-channel LED current sink drivers with individual pattern control, and a general-purpose input/output (GPIO). A bidirectional I<sup>2</sup>C serial interface allows for configuring and checking the status of the device. An internal on/off controller interfaces to either a momentary push-button on-key or an on-key slider switch. The on/off controller provides regulator power-up/down sequencing as well as other functions such as manual reset.

REGULATOR NAME	REGULATOR TOPOLOGY	MAXIMUM I <sub>OUT</sub> (mA)	V <sub>IN</sub> RANGE (V)	MAX77640 V <sub>OUT</sub> RANGE/ RESOLUTION	MAX77641 V <sub>OUT</sub> RANGE/ RESOLUTION
SBB0	SIMO	up to 300*	2.5 to 5.5	0.8 to 2.375V in 25mV steps	0.8 to 2.375V in 25mV steps
SBB1	SIMO	up to 300*	2.5 to 5.5	0.8 to 1.5875V in 12.5mV steps	2.4 to 5.25V in 50mV steps
SBB2	SIMO	up to 300*	2.5 to 5.5	0.8 to 3.95V in 50mV steps	2.4 to 5.25V in 50mV steps
LDO	PMOS LDO	150	1.8 to 5.5	1.35 to 2.9375V in 12.5mV steps	1.35 to 2.9375V in 12.5mV steps

#### **Table 1. Regulator Summary**

\*Shared capacity with other SBBx channels. See the <u>SIMO Available Output Current</u> section for more information.

#### Support Materials

The following support materials are available for these devices:

- <u>AN6516: MAX77640/MAX77641 Programmer's Guide</u> provides a description of all device registers and software advice.
- <u>AN6515: MAX77640/MAX77641 I<sup>2</sup>C Implementer's Guide</u> provides a detailed look at the I<sup>2</sup>C serial interface and standard read/write patterns.
- <u>MAX77640/MAX77641 SIMO Calculator</u> details the SIMO design procedure. See the SIMO Available Output Current section of the data sheet for more information.

Visit the product page at <u>www.maximintegrated.com/MAX77640</u> and/or <u>contact Maxim</u> for more information.

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **Top-Level Interconnect Simplified Diagram**

Figure 1 shows simplified internal signal routing.




Figure 1. Top-Level Interconnect Simplified Diagram

#### **Voltage Monitors**

#### SYS POR Comparator

The SYS POR comparator monitors  $V_{SYS}$  and generates a power-on reset signal (POR). When  $V_{SYS}$  is below  $V_{POR}$ , the device is held in reset (SYSRST = 1). When  $V_{SYS}$  rises above  $V_{POR}$ , internal signals and on-chip memory stabilize and the device is released from reset (SYSRST = 0).

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### SYS Undervoltage-Lockout Comparator

The SYS undervoltage lockout (UVLO) comparator monitors  $V_{SYS}$  and generates a SYSUVLO signal when the  $V_{SYS}$  falls below UVLO threshold. The SYSUVLO signal is provided to the top-level digital controller. See Figure 4 and Table 2 for additional information regarding the UVLO comparator:

- When the device is in the STANDBY state, the UVLO comparator is disabled.
- When transitioning out of the STANDBY state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If the device has sufficient input voltage, it can transition to the on-state; if there is insufficient input voltage, the device transitions back to the STANDBY state.

#### SYS Overvoltage-Lockout Comparator

These devices are rated for 5.5V maximum operating voltage ( $V_{SYS}$ ) with an absolute maximum input voltage of 6.0V. An overvoltage-lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than  $V_{SYSOVLO}$ . See Figure 4 and Table 2 for additional information regarding the OVLO comparator:

• When the device is in the STANDBY state, the OVLO comparator is disabled.

#### nEN Enable Input

nEN is an active-low internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with DBEN\_nEN. The primary purpose of this input is to generate a wake-up signal for the PMIC that turns on the SIMO and/or LDO. Maskable rising/falling interrupts are available for nEN (nEN\_R and nEN\_F) for alternate functionality. nEN requires and external pullup resistor ( $10k\Omega$  to  $100k\Omega$ ) to SYS.

The nEN input can be configured to work either with a momentary push-button (nEN\_MODE = 0) or a persistent slideswitch (nEN\_MODE = 1). See Figure 2 for more information. In both push-button mode and slide-switch mode, the on/ off controller looks for a falling edge on the nEN input to initiate a power-up sequence.

#### **nEN Manual Reset**

nEN works as a manual reset input when the on/off controller is in the on via on/off controller state. The manual reset function is useful for forcing a power-down in case the communication with the processor fails. When nEN is configured for a push-button mode and the input is asserted (nEN = low) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured for a slide-switch mode and the input is deasserted (nEN = high) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to standby mode. When nEN is configured for a slide-switch mode and the input is deasserted (nEN = high) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to standby mode.

A dedicated internal oscillator is used to create the 30ms ( $t_{DBNC_nEN}$ ) and 8s/16s ( $t_{MRST}$ ) timers for nEN. Whenever the device is actively counting either of these times, the supply current increases by the oscillator's supply current (65µA when the battery voltage is at 3.7V). As soon as the event driving the timer goes away or is fulfilled, the oscillator automatically turns off and its supply current goes away.

#### nEN Dual-Functionality: Push-Button vs. Slide-Switch

The nEN digital input can be configured to work with a push-button switch or a slide-switch. <u>Figure 2</u> shows nEN's dual functionality for power-on sequencing and manual reset. The default configuration of the device is push-button mode (nEN\_MODE = 0) and no additional programming is necessary. Applications that use a slide-switch on-key configuration must set nEN\_MODE = 1 within  $t_{MRST}$ .

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer




Figure 2. nEN Usage Timing Diagram

#### Interrupts (nIRQ)

nIRQ is an active-low, open-drain output that is typically routed to the host processor's interrupt input to signal an important change in the device's status. Refer to the Programmer's Guide for a comprehensive list of all interrupt bits and status registers.

A pullup resistor to a voltage less than or equal to V<sub>SYS</sub> is required for this node. nIRQ is the logical *NOR* of all unmasked interrupt bits in the register map.

All interrupts are masked by default. Masked interrupt bits do not cause the nIRQ pin to change. Unmask the interrupt bits to allow nIRQ to assert.

#### Reset Output (nRST)

nRST is an open-drain, active-low output that is typically used to hold the processor in a reset state when the device is powered down. During a power-up sequence, the nRST deasserts after the last regulator in the power-up chain is enabled ( $t_{RSTODD}$ ). During a power-down sequence, the nRST output asserts before any regulator is powered down ( $t_{RSTOAD}$ ). See Figure 5 for nRST timing.

A pullup resistor to a voltage less than or equal to V<sub>SYS</sub> is required for this node.

#### Power Hold Input (PWR\_HLD)

PWR\_HLD is an active-high digital input. PWR\_HLD has a 100 $\mu$ s glitch filter (t<sub>PWR\_HLD\_GF</sub>). As shown in <u>Figure 1</u>, the output of this glitch filter is PWR\_HLD2 that drives the top-level digital control. <u>Figure 4</u> and its associated transition <u>Table 2</u> shows how PWR\_HLD is processed by the top-level digital control.

- After the power-up sequence, the system processor must assert PWR\_HLD within the PWR\_HLD wait time (tpWR\_HLD\_WAIT) to hold the power supply in the on-state. If the PWR\_HLD input is not asserted within the tpWR\_HLD\_WAIT period, a power-down sequence is initiated.
- While in the on-state, the system processor must assert PWR\_HLD as long as power is required. If the system
  processor wants to turn off, it can either pull PWR\_HLD low or it can write the SFT\_RST bits to execute the software
  cold reset (SFT\_CRST) or software off (SFT\_OFF) functions to execute the power-down sequence.

If the power hold function is not used, connect PWR\_HLD to SYS and use the SFT\_RST bits to power the device down.

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### **General-Purpose Input Output (GPIO)**

A general-purpose input/output (GPIO) is provided to increase system flexibility. See Figure 3 for the GPIO block diagram.

Clear DIR to configure GPIO as a general-purpose output (GPO). The GPO can either be in push-pull mode (DRV = 1) or open-drain mode (DRV = 0).

- The push-pull output mode is ideal for applications that need fast (~2ns) edges and low-power consumption.
- The open-drain mode requires an external pullup resistor (typically  $10k\Omega$  to  $100k\Omega$ ). Connect the external pullup resistor to a bias voltage that is less than or equal to V<sub>IO</sub>.
  - The open-drain mode can be used to communicate to different logic domains. For example, to send a signal from the GPO on a 1.8V logic domain (V<sub>IO</sub> = 1.8V) to a device on a 1.2V logic domain, connect the external pullup resistor to 1.2V.
  - The open-drain mode can be used to connect several open-drain (or open-collector) devices together on the same bus to create wired logic (wired AND logic is positive-true; wired OR logic is negative-true).
- The general-purpose input (GPI) functions are still available while the pin is configured as a GPO. In other words, the DI (input status) bit still functions properly and does not collide with the state of the DIR bit.

Set DIR to disable the output drivers associated with the GPO and have the device function as a GPI. The GPI features a 30ms debounce timer (t<sub>DBNC GPI</sub>) that can be enabled or disabled with DBEN\_GPI.

- Enable the debounce timer (DBEN\_GPI = 1) if the GPI is connected to a device that can bounce or chatter (like a mechanical switch).
- If the GPI is connected to a circuit with clean logic transitions and no risk of bounce, disable the debounce timer (DBEN\_GPI = 0) to eliminate unnecessary logic delays. With no debounce timer, the GPI input logic propagates to nIRQ in 10ns.

A dedicated internal oscillator is used to create the 30ms (t<sub>DBNC\_GPI</sub>) debounce timer. Whenever the device is actively counting this time, the supply current increases by the oscillator's supply current (65µA when the battery voltage is at 3.7V). As soon as the event driving the timer goes away or is fulfilled, the oscillator automatically turns off and its supply current goes away.

Maskable rising and falling interrupts (GPI\_R and GPI\_F) are available to signal a change in the GPI's status.

- To interrupt on a rising edge only: unmask the rising edge interrupt and mask the falling edge interrupt (GPI\_RM = 0, GPI\_FM = 1).
- To interrupt on a falling edge only: unmask the falling edge interrupt and mask the rising edge interrupt (GPI\_RM = 1, GPI\_FM = 0).
- To interrupt on either rising or falling edge: unmask both rising and falling edge interrupts (GPI\_RM = 0, GPI\_FM = 0).

Refer to the *Programmer's Guide* for more details.

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer




Figure 3. GPIO Block Diagram

#### **On/Off Controller**

The on/off controller monitors multiple power-up (wakeup) and power-down (shutdown) conditions to enable or disable the SIMO channels and LDO.

The basic function of the on/off controller is to control the power sequencer (see <u>Figure 4</u> and <u>Table 2</u>). A typical use case is described as follows:

- 1. Start in the no-power state.
- 2. Apply a battery to the system and transition through path 1 and 2 to the standby state.
- 3. Press the system's on-key (nEN = low) and transition through path 3A and 4 to the "PWR HLD?" state.
- 4. The processor boots up and drives PWR\_HLD high, which drives the transition through path 4C to the on through the on/off controller state.
- 5. These devices perform its desired functions in the on through on/off controller state. When it is ready to turn off, the processor drives PWR\_HLD low that drives the transition through path 5B and 8 to the standby state.

The SIMO can be enabled through the I<sup>2</sup>C interface for systems that do not require a hardware (on-key) input. Connect nEN to SYS and follow this procedure:

- 1. Start in the no-power state.
- 2. Apply a battery to the system and transition through path 1 and 2 to the standby state.
- 3. Go to the on via software state by writing SBIA\_EN = 1 through  $I^2C$ .
- 4. In the on via software state, the host controller can now enable/disable SIMO outputs through I<sup>2</sup>C writes.
- 5. To return to standby state (shutdown), first disable all SIMO outputs then write SBIA\_EN = 0.

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer




Figure 4. Top-Level On/Off Controller

#### Table 2. On/Off Controller Transitions

TRANSITION/ STATE	CONDITION
0	System voltage is below the POR threshold (V <sub>SYS</sub> < V <sub>POR</sub> ).
1	System voltage is above the POR threshold ( $V_{SYS} > V_{POR}$ ).
2	Internal signals and on-chip memory stabilize and the device is released from reset.

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## Table 2. On/Off Controller Transitions (continued)

TRANSITION/ STATE	CONDITION
STANDBY	<ul> <li>The device is waiting for a wake-up signal or an I<sup>2</sup>C command to enable the main bias circuits.</li> <li>This is the lowest current state of the device (I<sub>Q</sub> = 0.3µA typ).</li> <li>Main bias circuits are off, POR comparator is on.</li> <li>I<sup>2</sup>C is on when V<sub>IO</sub> is valid.</li> <li>Peripheral functions do not operate in this state because the main bias circuits are off. To utilize a function, enter the on through software or on through on/off controller states.</li> </ul>
2A	Main bias circuits enabled through $I^2C$ (SBIA_EN = 1).
2B	Main bias circuits disabled through $I^2C$ (SBIA_EN = 0).
ON VIA SOFTWARE	The main bias circuits are enabled through software and all peripheral functions can be manually enabled or disabled through I <sup>2</sup> C.
3	<ul> <li>A wake-up signal has been received.</li> <li>A debounced on-key (nEN) falling edge has been detected (DBNEN = 1) or</li> <li>Internal wake-up flag has been set due to SFT_RST = 0b01 (WKUP = 1)</li> </ul>
3A	Main bias circuits are OK (BOK = 1)
4	Power-up sequence complete.
4A	PWR_HLD wait time has expired and PWR_HLD2 is low (t > t <sub>PWR_HLD_WAIT</sub> && PWR_HLD2 = 0).
4B	PWR_HLD wait time has not expired and PWR_HLD2 is low (t < t <sub>PWR_HLD_WAIT</sub> && PWR_HLD2 = 0).
4C	PWR_HLD2 = 1
ON VIA ON/OFF CONTROLLER	<ul> <li>On state.</li> <li>All flexible power sequencers (FPS) are on.</li> <li>The main bias circuits are enabled.</li> <li>I<sub>Q</sub> = 5.6µA (typ) with all regulators enabled (no load) and the main bias circuits in low-power mode.</li> </ul>
5A	PWR_HLD2 = 1
5B	$PWR\_HLD2 = 0 \ OR$ System overtemperature lockout ( $T_J > T_{OTLO}$ ) orSoftware cold reset (SFT_RST[1:0] = 0b01) orSoftware power off (SFT_RST[1:0] = 0b10) orManual reset occurred. See the <u>nEN Manual Reset</u> section for more information.
6	System overtemperature lockout (T <sub>J</sub> >T <sub>OTLO</sub> ) or System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> + V <sub>SYSUVLO_HYS</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSOVLO</sub> )
7	System undervoltage lockout (V <sub>SYS</sub> < V <sub>SYSUVLO</sub> ) or System overvoltage lockout (V <sub>SYS</sub> > V <sub>SYSOVLO</sub> ) Note: The overvoltage-lockout transition does not apply to the ON VIA SOFTWARE state.
8	Finished with the power-down sequence.
9	Finished with immediate shutdown.
10	System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ).
11	Done disabling main bias.
12	Done enabling main bias.

### Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer




Figure 5. Power-Up/Power-Down Sequence

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

#### Flexible Power Sequencer (FPS)

The FPS allows SIMO channels to power up under hardware or software control. Additionally, each channel can power up independently or together with adjustable power-up and power-down delays (sequencing). Figure 6 shows four resources powering up under FPS control.

The FPS consists of 1 master sequencing timer and 4 slave resources (SBB0, SBB1, SBB2, and LDO). When the FPS is enabled, a master timer generates four sequencing events for device power-up and power-down.




Figure 6. Flexible Power Sequencer Basic Timing Diagram

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer




Figure 7. Startup Timing Diagram Due to nEN

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

### Debounced Inputs (nEN and GPI)

nEN is debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. Figure 8 shows an example timing diagram for the nEN debounce.




Figure 8. Debounced Inputs Timing Diagram

### **Thermal Alarms and Protection**

These devices have thermal alarms to monitor if the junction temperature rises above 80°C ( $T_{JAL1}$ ) and 100°C ( $T_{JAL2}$ ). Over-temperature lockout (OTLO) is entered if the junction temperature exceeds  $T_{OTLO}$  (approximately 165°C typ). OTLO causes transition 10 in <u>Figure 4</u> which causes the SIMO to immediately shutdown from the on via on/off controller state. Resources do not enable until the temperature falls below  $T_{OTLO}$  by approximately 15°C.

The TJAL1\_S and TJAL2\_S status bits continuously indicate the junction temperature alarm status. Maskable interrupts are available to singal a change in either of these bits. Refer to the *Programmer's Guide* for details.

### **Register Map**

The register map and register reset conditions are detailed in the Programmer's Guide.

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## **Detailed Description—SIMO Buck-Boost**

These devices have a micropower single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications that emphasize low supply current and small solution size (Figure 9). A single inductor is used to regulate three separate outputs, saving board space while delivering better total system efficiency than equivalent power solutions using one buck and linear regulators.

The SIMO configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage. Peak inductor current for each output is programmable to optimize the balance between efficiency, output ripple, EMI, PCB design, and load capability.




Figure 9. SIMO Detailed Block Diagram

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

### SIMO Features and Benefits

- 3 Output Channels
- Ideal for Low-Power Designs
  - Delivers > 300mA at 1.8V from a 3.7V Input
  - ±3% Accurate Output Voltage
- Small Solution Size
  - Multiple Outputs from a Single 1.5µH Inductor
  - Small 10µF (0402) Output Capacitors
- Flexible and Easy to Use
  - Single Mode of Operation
  - Glitchless Transitions Between Buck, Buck-Boost, and Boost Scenarios
  - Programmable Peak Inductor Current
  - Programmable On-Chip Active Discharge
- Long Battery Life
  - High-Efficiency, > 87% at 3.3V Output
  - Better Total System Efficient than Buck + LDOs
  - Low Quiescent Current, 1µA per Output
  - Low Input Operating Voltage, 2.7V (min)

### **SIMO Control Scheme**

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs get serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service, the state machine rests in a low-power rest state.

When the controller determines that a regulator requires service, it charges the inductor (M1 + M4) until the peak current limit is reached  $(I_{LIM} = IP\_SBB)$ . See Figure 9. The inductor energy then discharges  $(M2 + M3_x)$  into the output until the current reaches zero  $(I_{ZX})$ . In the event that multiple output channels need servicing at the same time, the controller ensures that no output utilizes all of the switching cycles. Instead, cycles interleave between all the outputs that are demanding service, while outputs that do not need service are skipped.

## SIMO Soft-Start

The soft-start feature of the SIMO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup ( $dV/dt_{SS}$ ).

More output capacitance results in higher input current surges during startup. The following set of equations and example describes the input current surge phenomenon during startup.

The current into the output capacitor (I<sub>CSBB</sub>) during soft-start is:

$$I_{\text{CSBB}} = C_{\text{SBB}} \frac{\text{dV}}{\text{dt}_{\text{SS}}} \left( \text{Equation 1} \right)$$

where C<sub>SBB</sub> is the capacitance on the output of the regulator, and dV/dtSS is the voltage change rate of the output.

The input current (I<sub>IN</sub>) during soft-start is:

$$I_{\rm IN} = \frac{\left(I_{\rm CSBB} + I_{\rm LOAD}\right)\frac{V_{\rm SBBx}}{V_{\rm IN}}}{\xi} \left( \text{Equation } 2 \right)$$

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

where I<sub>CSBB</sub> is from the calculation above, I<sub>LOAD</sub> is current consumed from the external load, V<sub>SBBx</sub> is the output voltage,  $V_{IN}$  is the input voltage, and  $\xi$  is the efficiency of the regulator.

For example, given the following conditions, the peak input current (I<sub>IN</sub>) during soft-start is ~71mA:

Given:

- V<sub>IN</sub> is 3.5V
- V<sub>SBB2</sub> is 3.3V
- C<sub>SBB2</sub> = 10µF
- dV/dt<sub>SS</sub> = 5mV/µs
- R<sub>LOAD2</sub> = 330Ω (I<sub>LOAD2</sub> = 3.3V/330Ω = 10mA)
- ξ is 85%

Calculation:

- I<sub>CSBB</sub> = 10µF x 5mV/µs (from Equation 1)
- $I_{CSBB} = 50 mA$

 $(50\text{mA} + 10\text{mA})\frac{3.3V}{3.5V}$ (from Equation 2) 

I<sub>IN</sub> = 71mA

### SIMO Output Voltage Configuration

Each SIMO buck-boost channel has a dedicated register to program its target output voltage (TV\_SBBx) and its peak current limit (IP SBBx). Additional controls are available for enabling/disabling the active discharge resistors (ADE\_SBBx), as well as enabling/disabling the SIMO buck-boost channels (EN\_SBBx). For a full description of bits, registers, default values, and reset conditions, refer to the Programmer's Guide.

### SIMO Active Discharge Resistance

Each SIMO buck-boost channel has an active-discharge resistor (RAD SBBx) that is automatically enabled/disabled based on a ADE\_SBBx and the status of the SIMO regulator. The active discharge feature may be enabled (ADE SBBx = 1) or disabled (ADE SBBx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled by default, then the active-discharge resistor is on whenever V<sub>SYS</sub> is below V<sub>SYSUVLO</sub> and above V<sub>POR</sub>.

These resistors discharge the output when ADE SBBx = 1, and their respective SIMO channel is off. Note if the regulator is forced on through EN\_SBBx = 0b110 or 0b111, then the resistors do not discharge the output even if the regulator is disabled by the main-bias.

Note that when V<sub>SYS</sub> is less than 1.0V, the NMOS transistors that control the active-discharge resistors lose their gate drive and become open.

When the active-discharge resistor is engaged, limit its power dissipation to an average of 10mW. For example, consider the case where the active-discharge resistance is discharging the output capacitor each time the regulator turns off; the 10mW limit allows discharge of  $80\mu$ F of capacitance charged to 5V every 100ms (P =  $1/2xCxV^2/t$  =  $1/2x80\mu Fx5V^{2}/100ms = 10mW$ ).

#### **Applications Information**

#### SIMO Available Output Current

The available output current on a given SIMO channel is a function of the input voltage, output voltage, the peak current limit setting, and the output current of the other SIMO channels. Maxim offers a <u>SIMO calculator</u> that outlines the available capacity for specific conditions. <u>Table 3</u> is an extraction from the calculator.

PARAMETERS	EXAMPLE 1	EXAMPLE 2	EXAMPLE 3
V.IN.MIN	2.7V	3.2V	3.4V
R.L.DCR	0.1Ω	0.1Ω	0.12Ω
SBB1	1V at 100mA	1.2V at 50mA	1.2V at 20mA
SBB0	1.2V at 75mA	2.05V at 100mA	2.05V at 80mA
SBB2	1.8V at 50mA	3.3V at 30mA	3.3V at 10mA
I.PEAK.0	1A	0.866A	0.5A
I.PEAK.1	1A	0.707A	0.5A
I.PEAK.2	1A	1A	0.5A
Utilized Capacity	73%	79%	73%

## Table 3. SIMO Available Output Current for Common Applications

 $*R.C.IN = R.C.OUT = 5m\Omega, L = 1.5\mu H$ 

#### **Inductor Selection**

Choose an inductance from  $1.0\mu$ H to  $2.2\mu$ H ( $1.5\mu$ H inductors is recommended for most designs). Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the <u>Output Capacitor Selection</u> section for more information on how to size the output capacitor in order to control ripple.

Choose the inductor saturation current to be greater than or equal to the maximum peak current limit setting that is used for all of the SIMO buck-boost channels ( $I_{P\_SBB}$ ). For example, if SBB0 is set for 0.5A, SBB1 is set for 0.866A, and SBB2 is set for 1.0A, then choose the saturation current to be greater than or equal to 1.0A.

Choose the RMS current rating of the inductor (typically the current at which the temperature rises appreciably) based on the expected load currents for the system.

Carefully consider the DC-resistance (DCR), AC-resistance (ACR) and physical size of the inductor. Smaller size inductors tend to have higher DCR and ACR which reduces SIMO efficiency. Inductors with low ACR in the 1MHz to 2MHz range are recommended for best efficiency.

See <u>Table 4</u> for examples of inductors that work well with this device. This table was created in 2016. Inductor technology advances rapidly. Always consider the most current inductor technology for new designs to achieve the best possible performance.

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

MANUFACTURER	PART	L (µH)	I <sub>SAT</sub> (A)	I <sub>RMS</sub> (A)	DCR (Ω)	X (mm)	Y (mm)	Z (mm)
Samsung	CIGT201610EH2R2MN	2.2	2.9	2.7	0.073	2.0	1.6	1.0
Murata	DFE201610E-2R2M	2.2	2.6	1.9	0.117	2.0	1.6	1.0
Murata	DFE201610E-1R5M	1.5	2.4	3.2	0.076	2.0	1.6	1.0
Murata	DFE201210S-2R2M	2.2	2.3	1.80	0.127	2.0	1.2	1.0
Murata	DFE201210S-1R5M	1.5	2.2	2.6	0.086	2.0	1.2	1.0
Samsung	CIGT201208EH2R2MN	2.2	2.0	1.8	0.095	2.0	1.25	0.8
Murata	DFE201208S-1R5M	1.5	2.4	2.0	0.110	2.0	1.2	0.8
Murata	DFE201208S-2R2M	2.2	2.0	1.6	0.170	2.0	1.2	0.8

## **Table 4. Example Inductors**

#### Input Capacitor Selection

Bypass IN\_SBB to GND with a minimum 10 $\mu$ F ceramic capacitor (CIN\_SBB). Larger values of CIN\_SBB improve the decoupling for the SIMO regulator. CIN\_SBB reduces the current peaks drawn from the battery and reduces switching noise in the system. The ESR/ESL of the input capacitor should be very low (i.e.,  $\leq 5m\Omega$  and  $\leq 500$ pH) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. A 6.3V capacitor voltage rating is recommended for the input voltage range of up to 5.5V.

#### **Boost Capacitor Selection**

Choose the boost capacitance ( $C_{BST}$ ) to be 3.3nF. Smaller values of  $C_{BST}$  (<1nF) result in insufficient gate drive for M3. Larger values of  $C_{BST}$  (>10nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case size are recommended.

#### **Output Capacitor Selection**

Choose each output bypass capacitor ( $C_{SBBx}$ ) based on the desired output voltage ripple (typically 10µF). Larger values of  $C_{SBBx}$  improve output voltage ripple but increase input surge current during soft-start and output voltage change. The output voltage ripple is a function of the inductor, output voltage, and peak current limit setting. Maxim offers a *calculator* to aid output capacitance selection. Do not exceed the maximum output capacitance as calculated by the SIMO calculator.

The impedance of the output capacitor (ESR, ESL) should be very low (i.e.,  $\leq 5m\Omega \& \leq 500pH$ ) for frequencies up to 2MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. Generally, small case size capacitors derate heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet.

#### SIMO Switching Frequency

The SIMO buck-boost regulator utilizes a pulse frequency modulation (PFM) control scheme. The switching frequency for each output is a function of the input voltage, output voltage, load current, and inductance. For example, switching frequency increases when load is increased and decreases when inductor value is increased. Maxim offers a <u>SIMO</u> <u>Calculator</u> to help calculate the switching frequency. See <u>Figure 10</u> for examples of trends based on these parameters.

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer




Figure 10. SIMO Switching Frequency Measurements

### Unused SIMO Outputs

Do not leave unused outputs unconnected. If an output is unconnected and enabled, inductor current discharges into that unconnected pin (~50nF parasitic capacitance only), and the output voltage soars above the absolute maximum rating, potentially causing damage to the device. If the unused output is always disabled (EN\_SBBx = 0x4 or 0x5), connect that output to ground. If an unused output can be enabled at any point during operation (such as startup or accidental software access), then implement one of the following:

- 1. Bypass the unused output with a  $1\mu$ F ceramic capacitor to ground.
- Connect the unused output to the power input (IN\_SBB). This connection is beneficial because it does not require an external component for the unused output. The power input and its capacitance receives the energy packets when the regulator is enabled and V<sub>IN\_SBB</sub> is below the target output voltage of the unused output. Circulating the energy back to the power input ensures that the unused output voltage does not fly high.
  - Note that some OTP options of the device have the active-discharge resistors enabled by default (ADE\_SBBx) such that connecting an unused output SBBx to IN\_SBB creates a 140Ω (R<sub>AD\_SBBx</sub>) to ground until software can be ran to disable the active-discharge resistor. Connecting an unused SBBx to IN\_SBB is not recommended if the regulator's active-discharge resistor is enabled by default.

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

- 3. Connect the unused output to another power output that is above the target voltage of the unused output. In the same way as the option listed above, this connection is beneficial because it does not require an external component for the unused output. Unlike the option above, this connection is preferred in cases where the unused output voltage bias level is always above the unused output voltage target because no energy packages are provided to the unused output.
  - Note that some OTP options of the device have the active-discharge resistors enabled by default (ADE\_SBBx). If the other power output used to bias the unused output is normally off, then the activedischarge resistor of the unused output does not create a continuous current draw. Once the system is enabled, it should turn off the unused output's active-discharge resistor (ADE\_SBBx = 0).

#### **PCB Layout**

Use the <u>MAX77640/MAX77641 evaluation kit</u> as a PCB layout reference. Good printed circuit board (PCB) layout is necessary to achieve optimal performance. The evaluation kit (EVKIT) provides an example layout that optimizes its performance. PCB layouts must:

- 1. Minimize parasitic inductance in the SIMO input capacitor loop which is from the IN\_SBB pin to the capacitor's positive terminal and from the PGND pin to the capacitor's negative terminal.
- 2. Minimize the parasitic inductance in the SIMO output capacitor loop which is from SBBx to the capacitor's positive terminal and from the PGND pin to the capacitor's negative terminal.
- 3. Use wide traces for the inductor connections in order to minimize the resistance. Do not make the traces too large. Trace width that doesn't directly lower impedance of the LX connection only increases the fringe capacitance of the LX connection to adjacent nodes and therefore increases noise coupling.

Vio SCL LED0 -I FD1 LED2 -SDA nEN PWR HLD GPIO CLDO LDO nRST nIRQ CSBB0 SBB1 CSBB1 LEGEND GND CSBR2 0603 Csys 0402 0201 Т 1.5µH VIAS 🖁 (0805) COMPONENT SIZES LISTED IN IMPERIAL

Figure 11 shows an example PCB top-metal layout.

Figure 11. PCB Top-Metal and Component Layout Example

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## **Detailed Description—LDO**

These devices include a 150mA low-dropout linear regulator (LDO). Output voltage is programmable through I<sup>2</sup>C between 1.35V and 2.9375V in 12.5mV steps using the TV\_LDO[6:0] bitfield. The LDO input (INLDO) can be connected directly to SYS or supplied by an external stepdown regulator for increased power efficiency. A 100 $\Omega$  (typ) active-discharge resistor is available to quickly discharge the LDO's output after the regulator has been disabled. See Figure 12 for a simplified block diagram.




Figure 12. LDO Simplified Block Diagram

### **Features and Benefits**

- 150mA LDO
- 1.8V to 5.5V Input Volage Range
- Adjustable Output Voltage
- 180mV Maximum Dropout Voltage
- Programmable On-Chip Active Discharge

### LDO Active-Discharge Resistor

The LDO has a 100 $\Omega$  active-discharge resistor (R<sub>AD\_LDO</sub>) that is enabled based on a configuration bit (ADE\_LDO) and the status of the LDO regulator. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. The active-discharge resistance is disabled when V<sub>SYS</sub> < V<sub>POR</sub> or V<sub>IN\_LDO</sub> < 1.0V.

### **LDO Dropout**

When the LDO input voltage is sufficiently higher than the LDO target regulation voltage, the LDO provides voltage regulation, power-supply rejection (PSRR), and noise filtering as specified in the <u>Electrical Characteristics</u>. The LDO is in dropout when the input voltage is not sufficiently higher than the output voltage. In dropout, the voltage regulation is lost and only minimal PSRR and noise filtering is provided. The <u>Electrical Characteristics</u> table specifies both a dropout voltage and a dropout on-resistance for the LDO. Applications should avoid dropout by having an input voltage greater than the output voltage plus the dropout voltage. A dropout detection interrupt is available (DOD\_R; refer to the <u>Programmer's Guide</u> for more information).

## Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## LDO Soft-Start

The soft-start feature of the LDO limits inrush current during startup. The soft-start feature is achieved by limiting the slew rate of the output voltage during startup ( $dV/dt_{SS}$ ).

More output capacitance results in higher input current surges during startup. The following equation and example describes the input current surge phenomenon during startup.

The input current (I<sub>IN</sub>) during soft-start is:

$$I_{\rm IN} = C_{\rm LDO} \frac{\rm dV}{\rm dt_{\rm SS}} + I_{\rm LDO}$$

where:

- CLDO is the capacitance on the output of the regulator
- dV/dt<sub>SS</sub> is the voltage change rate of the output

For example, given the following conditions, the input current (I<sub>IN</sub>) during soft-start is 22.5mA:

Given:

- C<sub>LDO</sub> = 10µF
- dV/dt<sub>SS</sub> = 1.25mV/µs
- $R_{LDO} = 185\Omega (I_{LDO} = 1.85V/185\Omega = 10mA)$

Calculation:

- I<sub>IN</sub> = 10µF x 1.25mV/µs + 10mA
- I<sub>IN</sub> = 22.5mA

#### **Applications Information**

#### **Current Limit**

The LDO is rated for 150mA of output current with a typical current limit of 255mA ( $I_{LIM\_LDO}$ ). The LDO is a voltage regulator when it is enabled and its output current is less than  $I_{LIM\_LDO}$ . The LDO becomes a current source when overloaded beyond  $I_{LIM\_LDO}$ . When overloaded, the LDO continues to source current as long as the LDO is enabled and the overload persists. If the overload is removed, the LDO reverts back to operating as a voltage regulator.

Current limit provides short-circuit protection for the LDO output. A shorted LDO output creates power dissipation ( $P_{DISS}$ ) in the device according to the following equation:  $P_{DISS} = (V_{IN \ LDO} - V_{LDO}) \times I_{LIM \ LDO}$ 

For example, if the LDO input voltage ( $V_{IN\_LDO}$ ) is 5V and a hard short is causing the output voltage ( $V_{LDO}$ ) to be 0V, then  $P_{DISS}$  is typically 1.275W. If this power dissipation causes significant self-heating, then the thermal alarm 1 (TJAL1) can be used to notify the system's processor of an issue.

#### Using the LDO as a Load Switch

If required, the LDO can be used as a load switch. For example, if a 1.8V load switch is desired, power the LDO input (IN\_LDO) with 1.8V and program the LDO output voltage to 1.9V (any value 100mV or higher than the input voltage works). In this configuration, the LDO is in dropout and its quiescent current typically is  $2.3\mu A$  (I<sub>IN LDO</sub>).

#### Input and Output Capacitor Selection

Sufficient input bypass capacitance ( $C_{IN\_LDO}$ ) and output capacitance ( $C_{LDO}$ ) is required for stable operation of the LDO. Figure 13 provides guidance on capacitor selection, and refers to required effective capacitance which is the actual value of capacitance seen by the LDO during operation. Effective capacitance is almost always lower than the nominal capacitance and is a commonly overlooked design parameter. Determine the effective capacitance by assessing the capacitor's initial tolerance, variation with temperature, and variation with DC bias. Consult the capacitor manufacturer for the specific details of derating.

Choose the input capacitor CIN LDO such that the effective capacitance is equal to or greater than the value found

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

in Figure 13, based on expected load conditions for the application. A single  $10\mu$ F, 1005/0402 (mm/inch) capacitor is recommended for typical applications, but ensure that the load current and derated capacitance does not compromise the stability curve in Figure 13. Larger values of  $C_{IN\_LDO}$  improve stability and decoupling for the LDO regulator. The floorplan of the device is such that SBB0 is adjacent to IN\_LDO, and if SBB0 powers the input of the LDO, then the two nodes can share the SBB0 output capacitor ( $C_{SBB0}$ ).  $C_{IN\_LDO}$  reduces the current peaks drawn from the battery or input power source during LDO regulator operation.

Choose the output capacitor  $C_{LDO}$  such that the effective capacitance is equal to or greater than the value found in Figure 13, based on expected load conditions for the application. A single 10µF, 1005/0402 (mm/inch) capacitor is recommended for typical applications, but ensure that the load current and derated capacitance does not compromise the stability curve in Figure 13. Larger values of  $C_{LDO}$  improve stability and output PSRR, but increases the input surge currents during soft-start and output voltage changes. The effective output capacitance should not exceed 100µF to maintain LDO stability.

For example, consider the case of the MAX77640A where:

- 1. Size is very important.
- 2. The LDO input is powered by SBB0 which is 2.05V.
- 3. The LDO output is 1.85V.
- 4. The LDO output current is  $\leq 80$ mA.

A small 1005/0402 (mm/inch) capacitor such as the GRM155R60J106ME15 (Murata, 10 $\mu$ F, 6.3V X5R) gives 5.7 $\mu$ F at 60°C and 5.4 $\mu$ F at -20°C and has a ± 20% tolerance, so the worst-case effective capacitance is 4.3 $\mu$ F (5.4 $\mu$ F derated by 20% tolerance). With just 4.3 $\mu$ F of capacitance at the output, <u>Figure 13</u> shows the LDO is stable with load currents of ≤ 35mA. To get stability at 80mA, 6 $\mu$ F is required. There are a few options to consider here:

- Add more capacitors to the design.
- Replace the 1005/0402 (mm/inch) capacitor with a 1608/0603 (mm/inch) capacitor.
- Consider point-of-load capacitance in the assessment of effective capacitance. For example, if there is a point-of-load capacitor downstream from the LDO that is sufficiently close to the local LDO output capacitor, it can cover the gap. The capacitor can be considered 'sufficiently close' if the PCB does not add more than 25nH and 25mΩ of extra ESR and ESL (more or less within 1").

Note the impedance of either the input or output capacitor (ESR, ESL) should be very low (i.e.,  $\leq 50m\Omega + \leq 5nH$ ) for frequencies up to 0.5MHz. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.




Figure 13. LDO Capacitance for Stability

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## **Detailed Description—Current Sinks**

These devices have a 3-channel current sink driver designed to drive LED's in portable devices. This block can also be used as a general-purpose current sink driver for other applications. The driver's on-time and frequency are independently programmable for each output to achieve a desired blink pattern. Alternatively, the LEDs can be continuously on (i.e., not blinking). The blink period is programmable from 0.5s to 8s, with an on-time duty cycle from 6.25% to 100%.

Figure 14 utilizes a common set of clock dividers to drive three identical current sink modules. Refer to the *Programmer's Guide* for more information.




Figure 14. Current Sink Block Diagram

### **Applications Information**

### LED Assignment

The three current sinks (LED0, LED1, LED2) are identical. In the typical application where a red, green, blue LED cluster is used (RGB), the assignment of the RGB elements to the LED0/1/2 pins should be done in whatever way makes the PCB layout the easiest.

### **Unused Current Sink Ports**

If a current sink port is not utilized in a given application, connect that port to ground. Additionally, software should ensure that the unused current sink is not enabled (EN\_LEDx = 0).

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## Detailed Description—I<sup>2</sup>C Serial Interface

The MAX77640/MAX77641 feature a revision 3.0 I<sup>2</sup>C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). As shown in <u>Figure 15</u>, the I<sup>2</sup>C SDA and SCL signals are internally decoded by the devices used to communicate with the top-level control logic as well as the SIMO, LDO, GPIO, and current sinks. The MAX77640/MAX77641 are slave-only devices which rely on an external bus master to generate SCL. SCL clock rates from 0Hz to 3.4MHz are supported. I<sup>2</sup>C is an open-drain bus and therefore, SDA and SCL require pullups.

The MAX77640/MAX77641 I<sup>2</sup>C communication controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address (Figure 16). The OTP address is factory programmable for one of two options (Table 5). All slave addresses not mentioned in Table 5 are not acknowledged.

The devices use 8-bit registers with 8-bit register addressing. They support standard communication protocols: (1) writing to a single register (2) writing to multiple sequential registers with an automatically incrementing data pointer (3) reading from a single register (4) reading from multiple sequential registers with an automatically incrementing data pointer. For additional information on the  $I^2C$  protocols, refer to the <u>MAX77640/MA77641 I<sup>2</sup>C Implementation Guide</u> and/ or the I<sup>2</sup>C specification that is freely available on the internet.




Figure 15. I<sup>2</sup>C Simplified Block Diagram

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## Table 5. I<sup>2</sup>C Slave Address Options

ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
Main Address (ADDR = 1)*	0x48, 0b 100 1000	0x90, 0b 1001 0000	0x91, 0b 1001 0001
Main Address (ADDR = 0)*	0x40, 0b 100 0000	0x80, 0b 1000 0000	0x81, 0b 1000 0001
Test Mode**	0x49, 0b 100 1001	0x92, 0b 1001 0010	0x93, 0b 1001 0011

\*Perform all reads and writes on the main address. ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. <u>Contact Maxim</u> for more information.

\*\*When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.





Figure 16. Slave Address Example

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## **Typical Application Circuit**



## **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	OPTIONS
MAX77640EWV+*	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 upper values 2.375V/1.5875V/3.95V, samples with various OTP options
MAX77640AEWV+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 upper values 2.375V/1.5875V/3.95V, production device, DIDM = 0b00, CID = 0b0000**
MAX77641EWV+*	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 upper values 2.375V/5.25V/5.25V, samples with various OTP options
MAX77641AEWV+T	-40°C to +85°C	30 WLP	SBB0/SBB1/SBB2 upper values 2.375V/5.25V/5.25V, production device, DIDM = 0b01, CID = 0b0001**

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\*Custom samples only. Not for production or stock. Contact factory for more information.

\*\*See the <u>Programmer's Guide</u> for the options associated with a specified DIDM and CID.

# Ultra-Low Power PMIC with 3-Output SIMO, 150mA LDO, and Power Sequencer

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED	
0	4/18	Initial release	—	
1	6/18	Updated Ordering Information table	52	

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.