

MDE0213B1S-BW	122 x 2	3-Wire SPI Interface	E-Ink Module						
(MDE0213A122250BW) Specification									
Version: 1		Date: 23/01/2021							
Revision									
1	26/01/2021	First Issue.							

Display	Display Features						
Display Size	2.13"						
Resolution	122 x 250						
Orientation	Portrait		1				
Appearance	Black, White						
Logic Voltage	3.3V		OHS				
Interface	SPI		<b>oHS</b> ompliant				
Touchscreen	N/A		mphant				
Module Size	29.20 x 59.20 x 0.90 mm						
Operating Temperature	0°C ~ +50°C						
Pinout	24 - Way FFC	Box Quantity	Weight / Display				
Pitch	0.5mm						

\* - For full design functionality, please use this specification in conjunction with the SSD1680 specification.(Provided Separately)

Disp	Display Accessories								
Part Number	Description								

Optional Variants							
Appearances	Voltage						
Black, White and Red Black, White and Yellow							

# **1.General Description**

MDE0213B1S-BW is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 2.13" active area contains 122×250 pixels, and has 1-bit B/W full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

# **2.Features**


- 122×250 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/ built-in temperature sensor

# **3.**Application

Electronic Shelf Label System

# 4. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	122(H)×250(V)	Pixel	Dpi:130
Active Area	23.7(H)×48.55(V)	mm	
Pixel Pitch	0.194×0.194	mm	
Pixel Configuration	Rectangle		
Outline Dimension	29.2(H)×59.2 (V) ×0.9(D)	mm	Without masking film
Weight	3±0.5	g	



# 5. Mechanical Drawing of EPD module

## **6.Input/Output Terminals**

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins	Keep Open
5	VSH2	Positive Source driving voltage	
6	TSCL	I <sup>2</sup> C Interface to digital temperature sensor Clock pin	
7	TSDA	I <sup>2</sup> C Interface to digital temperature sensor Data pin.	
8	BS1	Bus selection pin	Note 6-5
9	BUSY	Busy state output pin	Note 6-4
10	RES #	Reset signal input.	Note 6-3
11	D/C #	Data /Command control pin	Note 6-2
12	CS #	The chip select input connecting to the MCU.	Note 6-1
13	SCL	Serial clock pin for interface.	
14	SDA	Serial data pin for interface.	
15	VDDIO	Power input pin for the Interface.	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground (Digital)	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	) LY
20	VSH1	Positive Source driving voltage	
21	VGH	Power Supply pin for Positive Gate driving voltage and VSH	
22	VSL	Negative Source driving voltage	
23	VGL	Power Supply pin for Negative Gate driving voltage, VCOM and VSL	
24	VCOM	VCOM driving voltage	

Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 6-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is High ,the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform;

- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

# 7.MCU Interface

#### 7.1 MCU interface selection

The MDE0213B1S-BW can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in table 7-1.

	Pin name							
MCU Interface	BS1	RES#	CS#	<b>D/C</b> #	SCL	SDA		
4-wire serial peripheral interface (SPI)	L	RES#	CS#	D/C#	SCL	SDI		
3-wire serial peripheral interface (SPI) - 9 bits SPI	Н	RES#	CS#	L	SCL	SDI		

#### Table 7-1: Interface pin assignment for different MCU interfaces

Note:

(1) L is connected to VSS H is connected to VDDIO

### 7.2 MCU Serial Peripheral Interface (4-wire SPI)


The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 7-2 and the write procedure 4-wire SPI is shown in table 7-2.

Table 7-2 : Contr	ol pins status	of 4-wire SPI
-------------------	----------------	---------------

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	L	L
Write data	$\uparrow$	Data bit	Н	L


Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2)  $\uparrow$  stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ...D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




#### Figure 7-1 Write procedure in 4-wire SPI mode

In the read operation (Command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit



shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.



#### 7.3MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3. In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Function	SCL pin	SDI pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	<u>↑</u>	Data bit	Tie LOW	L

Table 7-3 : Control pins status of 3-wire SPI

Note:

(1) L is connected to  $V_{SS}$  and H is connected to  $V_{DDIO}$ 

(2)  $\uparrow$  stands for rising edge of signal




Figure 7-3 Write procedure in 3-wire SPI mode

In the read operation (command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-4 shows the read procedure in 3-wire SPI.




Figure 7-4 Read procedure in 3-wire SPI mode



### 8. Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command 0x1A with the HEX temperature value to the module thru the SPI interface.

The temperature value to HEX conversion is as follow:

1. If the Temperature value MSByte bit D11 = 0, then

The temperature is positive and value (DegC) = + (Temperature value) / 16

2. If the Temperature value MSByte bit D11 = 1, then

The temperature is negative and value (DegC) =  $\sim$  (2's complement of Temperature value) /16

Table 8-1 : Example of 12-bit binary temperature settings for temperature ranges

12-bit binary (2's complement)	Hexadecimal Value	TR Value [DegC]
0111 1111 1111	7FF	128
0111 1111 1111	7FF	127.9
0110 0100 0000	640	100
0101 0000 0000	500	80
0100 1011 0000	4B0	75
0011 0010 0000	320	50
0001 1001 0000	190	25
0000 0000 0100	004	0.25
0000 0000 0000	000	0
1111 1111 1100	FFC	-0.25
1110 0111 0000	E70	-25
1100 1001 0000	C90	-55

# 9.COMMAND TABLE

COIII	mano	d Tak	Die													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti	ng			
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	<b>A</b> 4	A <sub>3</sub>	A <sub>2</sub>	A1	A <sub>0</sub>		A[8:0]= 12				
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		MUX Gate	e lines set	ting as (A	[8:0] + 1).	
0	1		0	0	0	0	0	0 B2	0 B1	A <sub>8</sub> Bo		B[2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output see GD=1, G1 is the output see B[1]: SM Change s SM=0 [PC G0, G1, G interlaced SM=1,	00 [POR]. nning sequ le 1st outp DR], 1st gate o quence is 1st gate o quence is canning o DR], 62, G3…2	uence and out Gate output char G0,G1, G output char G1, G0, G	I direction nnel, gate 2, G3, ··· nnel, gate 63, G2, ··· te driver. id right gat	
	0	02	0		0	0	0	0				TB = 1, so	can from G	from G0 6295 to G0		
0	0	03	0	0	0	0 A4	0 A3	0 A2	1 A1	1 A <sub>0</sub>	Gate Driving voltage Control	Set Gate A[4:0] = 0	-	-		
0	'		0	0	0	<b>A</b> 4	Π3	<b>~</b> 2		70	Control	VGH setti	ng from 1	0V to 20V		
												A[4:0]	VGH	A[4:0]	VGH	
												00h	20	0Dh	15	
												03h	10	0Eh	15.5	
												04h	10.5	0Fh	16	
												05h	11	10h	16.5	
												06h	11.5	11h	17	
												07h	12	12h	17.5	
												08h	12.5	13h	18	
												07h	12	14h 15h	18.5	
												08h	12.5	15h 16h	19	
												09h	13	16h 17h	19.5	
												0Ah 0Rh	13.5	17h Othor	20 NA	
												0Bh 0Ch	14 14.5	Other	NA	
												001	14.0			
									1	1		1				

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Comn	nand		Description	
0	0	04	0	0	0	0	0	1	0	0	Source	e Driving	voltage	Set Source driving voltage	
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	Aз	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>	Contro	ol	Ũ	A[7:0] = 41h [POR], VSH1 at 15V	
0	1		B7	B <sub>6</sub>	B₅	<b>B</b> 4	B₃	B <sub>2</sub>	B1	Bo				B[7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V	
0	1		<b>C</b> 7	C <sub>6</sub>	C <sub>5</sub>	<b>C</b> <sub>4</sub>	C₃	<b>C</b> <sub>2</sub>	<b>C</b> <sub>1</sub>	C <sub>0</sub>				Remark: VSH1>=VSH2	
A[7	]/B[7]	= 1,							']/B[7		<u> </u>			C[7] = 0,	
	H1/VS		voltag	je set	ting f	rom 2	2.4V	٧Š				e setting f	from 9V	VSL setting from -5V to -17V	
A	B[7:0]	_	/VSH2		[7:0]	VSH1/			/B[7:0]	VS	H1/VSH2	A/B[7:0]	VSH1/VSH2	2 C[7:0] VSL	
	8Eh 8Fh		2.4 2.5	AI	Fh 0h	5. 5.			23h 24h		9 9.2	3Ch 3Dh	14 14.2	0Ah -5	
	90h		2.6		1h	5.			2411 25h		9.4	3Eh	14.2	0Ch -5.5 0Eh -6	
	91h 92h		2.7 2.8	B2 B2	2h 2h	6. 6.			26h		9.6	3Fh	14.6	10h -6.5	
	9211 93h		2.8	B4		6.			27h 28h	_	9.8 10	40h 41h	14.8 15	12h -7	
	94h		3		5h	6.			29h		10.2	42h	15.2	14h -7.5	
	95h 96h		3.1 3.2	B	6h 7h	6. 6.			2Ah 2Bh		10.4 10.6	43h 44h	15.4 15.6	16h -8 18h -8.5	
	97h		3.3		8h	6.		-	2Ch	+	10.8	4411 45h	15.8	180 -8.5 1Ah -9	
	98h 99h		3.4 3.5	BS B	9h Ah	6. 6.			2Dh		11	46h	16	1Ch -9.5	
	99h 9Ah		3.5 3.6		An Bh	6. 6.			2Eh 2Fh		11.2 11.4	47h 48h	16.2 16.4	1Eh -10	
	9Bh		3.7		Ch	7			30h		11.6	49h	16.6	20h -10.5 22h -11	
	9Ch 9Dh		3.8 3.9		Dh Eh	7. 7.		-	31h 32h	_	11.8 12	4Ah 4Bh	16.8 17	2211 -11 24h -11.5	
	9Eh		4		Fh	7.			33h		12.2	Other	NA	26h -12	
	9Fh A0h		4.1 4.2		0h 1h	7. 7.			34h		12.4			28h -12.5	
	A0n A1h		+.2 1.3		2h	7.		-	35h 36h	-	12.6 12.8			2Ah -13	
	A2h		1.4		3h	7.			37h		13			2Ch -13.5 2Eh -14	
	A3h A4h		1.5 1.6		4h 5h	7. 7.			38h 39h		13.2 13.4			30h -14.5	
	A5h		4.7		6h	8		-	3Ah		13.4			32h -15	
	A6h		1.8		7h	8.	-	-	3Bh		13.8	Ifac		34h -15.5	
	A7h A8h		1.9 5		8h 9h	8. 8.								36h -16 38h -16.5	
	A9h		5.1		Ah	8.				3Ah -17					
	AAh ABh		5.2 5.3		Bh Ch	8. 8.								Other NA	
	ACh	Ę	5.4		Dh	8.									
	ADh AEh		5.5 5.6		Eh	8. N									
	AEN		0.0	U	her	IN.	A								
0	0	08	0	0	0	0	1	0	0	0	Initial	Code Sett	ing	Program Initial Code Setting	
												Program	-		
														The command required ENABLE CLOCK	
														SIGNAL. Refer to Register 0x22 for detail.	
														BUSY pad will output high during	
														operation.	
		00	0	0		0	4	0	0	4	A/#ita	Dogiotor	orloitio	Write Register for Initial Code Cotting	
0	0	09	0 A7	0 A6	0 A5	0 A4	1 A₃	0 A2	0 A1	1 A0		Register fo Setting	Ji mitial	Write Register for Initial Code Setting Selection	
											Coue	Setting		A[7:0] ~ D[7:0]: Reserved	
0	1		B7	B <sub>6</sub>	B₅	B4	B₃	B <sub>2</sub>	B1	B₀				Details refer to Application Notes of Initial	
0	1		<b>C</b> 7	<b>C</b> <sub>6</sub>	C <sub>5</sub>	<b>C</b> <sub>4</sub>	C <sub>3</sub>	<b>C</b> <sub>2</sub>	<b>C</b> <sub>1</sub>	<b>C</b> <sub>0</sub>				Code Setting	
0	1		D7	D <sub>6</sub>	D5	D4	D <sub>3</sub>	D <sub>2</sub>	<b>D</b> 1	D <sub>0</sub>					
0	0	0A	0	0	0	0	1	0	1						
											Code	Setting			
				1	L	L					<u> </u>			<u> </u>	

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable with Phase 1, Phase 2 and Phase 3
0	1		1	A <sub>6</sub>	A <sub>5</sub>	<b>A</b> 4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Control	for soft start current and duration setting.
0	1		1	B <sub>6</sub>	B <sub>5</sub>	<b>B</b> 4	B <sub>3</sub>	B <sub>2</sub>	B1	Bo		A[7:0] -> Soft start setting for Phase1 = 8Bh [POR]
0	1		1	C <sub>6</sub>	<b>C</b> 5	<b>C</b> <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	<b>C</b> <sub>1</sub>	C <sub>0</sub>		= 8Bh [POR] B[7:0] -> Soft start setting for Phase2
0	1		0	0	D <sub>5</sub>	<b>D</b> 4	D <sub>3</sub>	D2	D <sub>1</sub>	D <sub>0</sub>		= 9Ch [POR]
0	1		0	0	D0	<b>D</b> 4	<b>D</b> 3	D2		$D_0$		C[7:0] -> Soft start setting for Phase3 = 96h [POR]
												D[7:0] -> Duration setting = 0Fh [POR]
												Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]:
												Bit[6:4] Driving Strength Selection
												000 1(Weakest)
												001 2
												010 3
												011 4
												100 5
												101 6
												110 7
												111 8(Strongest)
												Bit[3:0] Min Off Time Setting of GDR [ Time unit ]
												0000
												~ NA 0011
											6	0100 2.6
				d e	S	$\bigcirc$			$\sim$	ar	nutacture	0101 3.2
												0110 3.9
												0111 4.6
												1000 5.4
												1001 6.3
												1010 7.3
												1011 8.4
												1100 9.8
												1101 11.5
												1110 13.8
												1111 16.5
												D[5:0]: duration setting of phaseD[5:4]: duration setting of phase 3D[3:2]: duration setting of phase 2D[1:0]: duration setting of phase 1Bit[1:0]Duration of Phase[Approximation]0010ms0120ms
												10 30ms
	1	ĺ					ĺ					11 40ms

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	10	0	0	0	1 0	0	0	0 A1	0 Ao	Deep Sleep mode control	Deep Sleep mode Control:A[1:0] :Description00Normal Mode [POR]01Enter Deep Sleep Mode 111Enter Deep Sleep Mode 2After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0	11	0	0	0	1	0	0 A2	0 A1	1 Ao	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X decrement, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A <sub>6</sub>	A5	A4	0	A2	Aı	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	15	0	0	0	0	0	A2	0 A1	Ao		A[2:0] = 100 [POR] , Detect level at 2.3VA[2:0] : VCI level Detect $A[2:0]$ : VCI level Detect $A[2:0]$ : VCI level $011$ : 2.2V $100$ : 2.3V $101$ : 2.4V $110$ : 2.5V $111$ : 2.6VOther NAThe command required CLKEN=1 and ANALOGEN=1Refer to Register 0x22 for detail.After this command initiated, VCI detection starts.BUSY pad will output high during detection.The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0 A7	0 A6	0 A5	1 A4	1 A3	0 A2	0 A1	0 Ao	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 0x48[POR], external temperature sensor A[7:0] = 0x 80 Internal temperature sensor
	~	4.4	0	<u> </u>	6							
0	0	1A	0 A <sub>11</sub>	0 A <sub>10</sub>	0 A9	1 A8	1 A7	0 A6	1 A5	0 A4	Temperature Sensor Control (Write to	Write to temperature register. A[7:0] = 0x 7F [POR]
	1		A11 A3	A10 A2			A7 0	A6 0	A5 0		· · ·	
0	I		H3	H2	A <sub>1</sub>	A <sub>0</sub>	U	U	U	U	temperature register)	

R/W#	D/C#	Hoy	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A7	A <sub>6</sub>	A <sub>5</sub>	A4	Control (Read from	
1	1		Aз	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	0	0	0	0	temperature register)	
											-	
0	0	1C	0	0	0	1	1	1	0		Temperature Sensor	Write Command to External temperature
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	A <sub>3</sub>	A <sub>2</sub>	A1	A <sub>0</sub>	Control (Write Command	sensor.
0	1		B7	B <sub>6</sub>	B₅	<b>B</b> 4	B₃	B <sub>2</sub>	B1	Bo	to External temperature sensor)	A[7:0] = 00h [POR], B[7:0] = 00h [POR],
0	1		<b>C</b> <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> 5	<b>C</b> <sub>4</sub>	C <sub>3</sub>	<b>C</b> <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	56(150)	C[7:0] = 00h [POR],
			6,		5							A[7:6] A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer Address + pointer + 1st parameter 10 Address + pointer + 1st parameter 11 Address A[5:0 - Pointer Setting B[7:0] - 1 <sup>st</sup> parameter C[7:0] - 2 <sup>ru</sup> parameter The command required ENABLE CLOCK SIGNAL Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.
				-			_					
0	0	20	0	0		0	<b>o</b>	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
	0	04	0	0		0	0	0	0	4	Diambas Undata Cantual	
0	0	21	0	0	1 A5	0	0	0	0	1 A0	Display Update Control	RAM content option for Display Update A[7:0] = 00h [POR]
0			A7	A <sub>6</sub>	<b>H</b> 5	A4	Aз	A <sub>2</sub>	A1	H0		B[7:0] = 00h [POR]
0	1		B7	0	0	0	0	0	0	0		A[7:4] RED RAM option         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content         A[3:0] BW RAM option       0000         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content as 0         0100       Bypass RAM content as 0         1000       Inverse RAM content         B[7] Source Output Mode       0         0       Available Source from S0 to S175

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option	
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	Aз	A <sub>2</sub>	A1	A <sub>0</sub>	Control 2	Enable the stage for Master Active A[7:0]= FFh (POR)	
													Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal Enable Analog	C0
												Disable Analog Disable clock signal	03
												Enable clock signal Load LUT with DISPLAY Mode 1 Disable clock signal	91
												Enable clock signal Load LUT with DISPLAY Mode 2 Disable clock signal	99
												Enable clock signal Load temperature value Load LUT with DISPLAY Mode 1 Disable clock signal	B1
												Enable clock signal Load temperature value Load LUT with DISPLAY Mode 2 Disable clock signal	B9
											o pu fo stur	Enable clock signal Enable Analog Display with DISPLAY Mode 1 Disable Analog Disable OSC	C7
							91					Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable OSC	CF
												Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 1 Disable Analog Disable OSC	F7
												Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 2 Disable Analog Disable OSC	FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries w written into the BW RAM until and command is written. Address poin advance accordingly	other
												For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0	

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For RED pixel: Content of Write RAM0x26 = 1
												For non- RED pixel [Black or White]: Content of Write RAM0x26 = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.
				_								The 1 <sup>st</sup> byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in command 0x29 before reading VCOM value. The sensed VCOM voltage is stored in register The command required ENABLE CLOCK SIGNAL and ENABLE ANALOG. Refer to Register 0x22 for detail.
					le	SI	91			$\cap$	anutactu	BUSY pad will output high during operation.
0	0	29	0	0	1	0	1 A3	0 A2	0 A1	1 Ao	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired. A[3:0] = 0x 9, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP The command required ENABLE CLOCK SIGNAL. Refer to Register 0x22 for detail. BUSY pad will output high during operation.

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descrip	tion		
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	COM registe	er from M	ICU interface
0	1	-	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	<b>A</b> 4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	_	A[7:0] =	00h [POR]		
												A [7 0]	V/0014		VOON
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch 10h	-0.3	48h 4Ch	-1.8
												14h	-0.4 -0.5	40n 50h	-1.9 -2
												1411 18h	-0.5	54h	-2.1
												1Ch	-0.0	58h	-2.1
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												23h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
										_		38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
				-											
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read R	egister for	Display C	Option:
1	1		A7	A <sub>6</sub>	A <sub>5</sub>	<b>A</b> <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao	Display Option				
1	1		B7	B <sub>6</sub>	B₅	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B1	Bo			VCOM OTE and 0x37, I		on
1	1		<b>C</b> <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	$C_4$	C <sub>3</sub>	<b>C</b> <sub>2</sub>	<b>C</b> <sub>1</sub>	C <sub>0</sub>		(Comm		byte A)	
1	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D2	D <sub>1</sub>	D <sub>0</sub>		B[7:0]:	VCOM Reg	nister	
1	1		E7	E <sub>6</sub>	E5	E4	Eз	E <sub>2</sub>	E1	Eo	apufactur		and 0x2C)	un lu	
1	1		F <sub>7</sub>	F <sub>6</sub>	L₀ F₅	F <sub>4</sub>	L₃ F₃	F <sub>2</sub>	F1	F <sub>0</sub>	anulatui	0[7:0]		J U U Y	-
													G[7:0]: Dis		
1	1		G7	G <sub>6</sub>	G₅	G4	G₃	G <sub>2</sub>	G1	G₀		[5 bytes	and 0x37,	вуте в то	Byte F)
1	1		H7	H <sub>6</sub>	H₅	H4	H₃	H <sub>2</sub>	H₁	H₀		[0 bytet	2]		
1	1		<b>I</b> 7	6	15	4	l <sub>3</sub>	2	<b>I</b> 1	lo			K[7:0]: Wav		
1	1		$J_7$	$J_6$	J <sub>5</sub>	$J_4$	J₃	$J_2$	J₁	J <sub>0</sub>		•	and 0x37, 1	Byte G to	o Byte J)
1	1		<b>K</b> 7	K <sub>6</sub>	K <sub>5</sub>	K4	K₃	K <sub>2</sub>	<b>K</b> 1	K <sub>0</sub>		[4 bytes	6]		
				-								I			
0	0	2E		0	1	0	1	1	1	0	User ID Read		) Byte User		
1	1		A7	A <sub>6</sub>	<b>A</b> 5	<b>A</b> 4	A <sub>3</sub>	A <sub>2</sub>		A <sub>0</sub>			J[7:0]: User [10 bytes]	ט (R38,	Byte A and
1	1		B7	B <sub>6</sub>	B5	<b>B</b> 4	B₃	<b>B</b> <sub>2</sub>	B₁	Bo		Dyte J)			
1	1		<b>C</b> <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> 5	<b>C</b> <sub>4</sub>	C <sub>3</sub>	<b>C</b> <sub>2</sub>	<b>C</b> 1	<b>C</b> <sub>0</sub>					
1	1		<b>D</b> 7	D <sub>6</sub>	D <sub>5</sub>	<b>D</b> 4	D <sub>3</sub>	<b>D</b> <sub>2</sub>	D1	D <sub>0</sub>					
1	1		E7	E <sub>6</sub>	E₅	E4	Eз	E <sub>2</sub>	Εı	Εo	1				
1	1		F <sub>7</sub>	F <sub>6</sub>	F₅	F4	Fз	F <sub>2</sub>	F1	F٥					
1	1		G7	G <sub>6</sub>	G <sub>5</sub>	G4	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	Go					
1	1		H <sub>7</sub>	H <sub>6</sub>	U H₅	<b>H</b> 4	H₃	H <sub>2</sub>	H <sub>1</sub>	U H₀					
1	1		I7	l6	l5	4	113  3	l <sub>2</sub>	<b>I</b> 1	lo					
1	1		17 J7	16 J6	15 <b>J</b> 5	14 J4	13 J3	12 J2	<b>J</b> 1	<b>J</b> 0					
- 1	I		J7	<b>J</b> 6	<b>J</b> 5	<b>J</b> 4	<b>J</b> 3	<b>J</b> 2	<b>J</b> 1	<b>J</b> 0					

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1		0	0	A5	A4	0	0	A1	Ao		A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
										1		
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	Write Register for Display Option
0	1		A7	0	0	0	0	0	0	0		A[7] Spare VCOM OTP selection
0	1		B7	B <sub>6</sub>	B₅	<b>B</b> 4	B <sub>3</sub>	B <sub>2</sub>	B1	Bo		0: Default [POR] 1: Spare
0	1		<b>C</b> <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> 5	<b>C</b> <sub>4</sub>	C <sub>3</sub>	<b>C</b> <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>		
0	1		D7	D <sub>6</sub>	D5	D4	D <sub>3</sub>	D2	D1	Do		B[7:0] Display Mode for WS[7:0]
0	1		E7	E6	E5	E4	E₃	E2	Εı	E٥		C[7:0] Display Mode for WS[15:8] D[7:0] Display Mode for WS[23:16]
0	1		0	F <sub>6</sub>	0	0	F₃	F2	F1	Fo	apufactur	E[7:0] Display Mode for WS[31:24]
0	1		G7	G <sub>6</sub>	G5	G4	G₃	G2	G1	G₀		F[3:0 Display Mode for WS[35:32]
0	1		H7	H <sub>6</sub>	H₅	H <sub>4</sub>	Hз	H <sub>2</sub>	H₁	Ho		0: Display Mode 1 1: Display Mode 2
0	1		<b>I</b> 7	<b>l</b> 6	<b>I</b> 5	4	<b>I</b> 3	2	<b>I</b> 1	lo		1. Display Wode 2
0	1		J7	J <sub>6</sub>	J₅	J4	J₃	J <sub>2</sub>	J₁	J₀		F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID
0	1	50	0 A7	0 A6	A <sub>5</sub>	I A4	I A3	0 A2	0 A1	O Ao	WITTLE IVEGISIEI IUI USEI ID	A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B7	B <sub>6</sub>	A5 B5	A4 B4	A3 B3	H2 B2	B1	B <sub>0</sub>		
0	1		Б7 С7		<b>C</b> 5	D4 C4	D3 C3	C2				Remarks: A[7:0]~J[7:0] can be stored in OTP by command 0x36
0	1		D7	D <sub>6</sub>	D5	D4	D <sub>3</sub>	D <sub>2</sub>	D1	$D_0$		OTE by command 0x50
0	1		Ε <sub>7</sub>	E <sub>6</sub>	E5	D4 E4	E <sub>3</sub>	E2	E1	E <sub>0</sub>		
0	1		F <sub>7</sub>	L₀ F₀	L5 F5	Ľ₄ F₄	L₃ F₃	F <sub>2</sub>	F1	F <sub>0</sub>		
0	1		G7	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G2	G <sub>1</sub>	Go		

0         1         Hr         He         He <th>R/W#</th> <th>D/C#</th> <th>Hex</th> <th>D7</th> <th>D6</th> <th>D5</th> <th>D4</th> <th>D3</th> <th>D2</th> <th>D1</th> <th>D0</th> <th>Command</th> <th>Description</th>	R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0         1         Ir.         Is.				H <sub>7</sub>	He	Hs	Н	H <sub>2</sub>	H <sub>2</sub>	Нı	Ho		
0         1         Jr.		-			-								
0         0         3C         0         1         1         1         0         0         0         1         Ar         As         Ai         0         A         Ai         Ao         Border Waveform Control         Select border waveform for VBD As HIZ. A[7:0] = C0h (POR), set VBD as HIZ. A[1:0] = C0h (POR), set VBD (POR) HIZ = A (S:4] = C0h (POR), set VBD (POR) HIZ = A (S:4] = C0h (POR), set VBD (POR) HIZ = A (S:4] = C0h (POR), set VBD (POR) HIZ = A (S:4] = C0h (POR), set VBD (POR) = C0h (POR), set POR	_												
0         1         Ar         Ae         Ae <td>0</td> <td>1</td> <td></td> <td>57</td> <td>06</td> <td>05</td> <td><b>J</b>4</td> <td>03</td> <td>J2</td> <td>0</td> <td>00</td> <td></td> <td></td>	0	1		57	06	05	<b>J</b> 4	03	J2	0	00		
0         1         Ar         Ae         Ae <td>0</td> <td>0</td> <td>30</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>Border Wayeform Control</td> <td>Select border waveform for VBD</td>	0	0	30	0	0	1	1	1	1	0	0	Border Wayeform Control	Select border waveform for VBD
0       1       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       1       0       1       1       0       1			30										
AT.6         Select VBD as 00           GS Transition, Defined in A[2] and A1:0)         A1:0, 01           Defined in A[2] and A1:0, 01         B1: Level, Defined in A[2] and A1:0, 01           A[5:4]         Fix Level, Defined in A[2]           A[5:4]         VED level 00           A[2]         GS Transition control A[2]           A[2]         GS Transition control A[2]           A[2]         GS Transition control A[2]           A[1:0]         VBD Transition Control A[2]           A[1:0]         GS Transition control A[2]           A[1:0]         VBD Transition Control A[2]           A[1:0]         A[3:0]           A[1:0]         VBD Transition Control A[2]           A[1:0]	0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	0	A <sub>2</sub>	A1	A <sub>0</sub>		
0         0         GS Transition, Defined in A[2] and A[1:0]           01         Fix Level, Defined in A[2]           10         VCOM           11[POR]         Hiz           A[5:4] Fix Level Setting for VBD           A[5:4] Fix Level Setting for VBD           A[5:4] VSH2           01         VSH1           10         VSH2           11         VSH2           01         VSH2           11         VSH2           11         VSH2           11         VSH2           11         VSH2           11         VBD Transition control           A[1:0] VBD Transition notifies           11         VBD Transition notifies           A[1:0] VBD Transition setting for VBD           A[1:0] VBD Transition notifies           11         UT0           11         0         0													
0         0         41         0         1         0         0         Fix Level, Defined in A[2] and A[1:0]           10         VCCM         11         VCCM         11         Defined in A[2]           10         VCCM         11         VCCM         11         Defined in A[2]           11         VCCM         11         VCCM         11         VCCM           11         VSL         10         VCCM         11         VSL           11         VSL         11         VSH1         10         VSL           11         VSH2         VSL         11         VSH2         10           11         VSH2         VSL         11         VSH2         11           11         VSH2         VSL         11         VSH2         11           11         VSH2         VSL         11         VSH2         11           11         VSH2         VSL         11         VSH2         11         11         VSH2           11         VSH2         VSL         VSL         11         VSH2         11         11         11         11         11         11         11         11         11         11 </td <td></td>													
0         0         1         0         0         1         0         0         1         0         0         10         VCOM           11 POR          HiZ         A         <													
Defined in A[5:4]           10         VCOM           11[POR]         HiZ           A[5:4] Fix Level Setting for VBD           A[5:4] VBD level           00         VSS           01         VSH1           10         VSS           01         VSH2           A[2] GS Transition control           A[2] GS Transition control           A[2] GS Transition control           A[2] GS Transition control           A[2] GS Transition setting for VBD           A[1:0] GS Transition setting for VBD           A[1:0] GS Transition setting for VBD           A[1:0] VBD Transition           0         0           0         1           0         0           0         1           0         0           0         41           0         0           0         1           0         0           1         0           0         1           0         0           1         0           1         0           0         1           0         0           1         0													
10         VCOM           11[POR]         HiZ           A[5:4] Fix Level Setting for VBD           A[2] GS Transition control           A[1:0] GS Transition <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>													
0         0         41         0         1         0         0         1         0         0         1         0         0         1													
A         5:4         Fix Level Setting for VBD           A         5:4         VBD level         00         VSS           01         VSH1         10         VSL         11         VSH2           A         [2] GS Transition control         A[2] GS Transition control         A[2] GS Transition control           A[2] GS Transition control         A[2] GS Transition control         A[2] GS Transition control           A[2] GS Transition control         A[2] GS Transition control         A[2] GS Transition control           A[2] GS Transition control         A[2] GS Transition control         A[2] GS Transition control           A[2] GS Transition control         A[2] GS Transition control         A[2] GS Transition control           0         0         H         Follow LUT         A[1:0] GS Transition control           0         0         UT         VED         VED           0         0         0         0         0         A[1:0] GS Transition control           0         0         1         UT         VED         A[1:0] OS CRAM0X26           0         1         0         0         0         A         A           0         1         0         0         A         A         A													
A[5:4]         VBD level           00         VSS           11         VSH1           10         VSL           11         VSH2           A[2] GS Transition control           A[2] GS Transition setting for VBD           A[1:0] GS Transition setting for VBD           A[1:0] GS Transition           0         41:0           1         00           0         1           0         0           0         0           0         1           0         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           1         0           1         0           1         0													11[POR] HiZ
A[5:4]         VBD level           00         VSS           11         VSH1           10         VSL           11         VSH2           A[2] GS Transition control           A[2] GS Transition setting for VBD           A[1:0] GS Transition setting for VBD           A[1:0] GS Transition           0         41:0           1         00           0         1           0         0           0         0           0         1           0         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           1         0           1         0           1         0													
0         0         VSS           01         VSH1           10         VSL           11         VSH2           A[2] GS Transition control           A[2] GS Transition control           0         0           0         0           0         0           0         0           1         Follow LUT           A[1:0] GS Transition control           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           0         1         0           0 <td></td>													
0         0         1         0         0         1         0         0         1         0         VSL           11         VSH2         A[2] GS Transition control         A[2] GS Transition control         A[2] GS Transition control         0         Follow LUT         (Output VCOM @ RED)         1         Follow LUT         A[1:0] VBD Transition           0         0         41         0         0         0         1         LUT0         0         LUT0         0         LUT2         1         LUT3         1         LUT2         1         LUT2         1         LUT3         1         LUT2         1         LUT3         1         LUT2         1         LUT3         1         LUT2         1         LUT3         LUT3         1         LUT													
10         VSL           11         VSH2           A[2] GS Transition control           A[2] GS Transition control           A[2] GS Transition control           A[2] GS Transition control           0         Follow LUT           (Output VCOM @ RED)           1         Follow LUT           (Output VCOM @ RED)           1         Follow LUT           (Alt:0)         VBD Transition           0         0           1         0           0         1           0         0           1         0           0         0           1         0           0         1           0         0           1         0           0         0           1         0           0         1           0         1           0         1           1         0           1         0           1         0           1         0           1         0           1         0           1         0           1													
Image: 1         VSH2           A[2] GS Transition control         A[2] GS Transition control           A[2] GS Transition control         A[2] GS Transition control           0         Follow LUT           (Output VCOM @ RED)         1           1         Follow LUT           (Output VCOM @ RED)           1         Follow LUT           A[1:0] VBD Transition           0         UT0           0         1           0         1           0         0           1         0           0         1           0         0           1         0           0         1           0         0           1         0           0         1           0         1           0         1           0         1           0         1           1         0           1         0           1         0           0         1           0         1           0         1           0         1           0         0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>													
A[2] GS Transition control           A[1:0] GS Transition setting for VBD           A[1:0] VBD Transition           A[1:0] VBD Transition           O         0 41         0         0         0         1         Follow LUT           A[1:0] OS Transition setting for VBD         A[1:0] WD Transition         Read RAM Corresponding to RAM0x24           O         0 41         0         0         0         0         1         LUT2           I         LUT3         Read RAM Option         Read RAM corresponding to RAM0x24         Read RAM corresponding to RAM0x24           O         0         4         0 <td></td>													
A[2]         GS Transition control (Output VCOM @ RED) 1           A[1:0]         GS Transition setting for VBD (Output VCOM @ RED) 1           A[1:0]         VBD Transition 0           A[1:0]         VBD Transition 00           UT0         01           UT1         UT0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0													VOIL
A[2]         GS Transition control (Output VCOM @ RED) 1           A[1:0]         GS Transition setting for VBD (Output VCOM @ RED) 1           A[1:0]         VBD Transition 0           A[1:0]         VBD Transition 00           UT0         01           UT1         UT0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0													A[2] GS Transition control
0         Follow LUT (Output VCOM @ RED)           1         Follow LUT           0         Comparison           0         0           1         Follow LUT           A[1:0]         VBD Transition           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           1         0           0         0           0         0           1         0           0         0           1         0           0         0           1         0           0         0           1         0           0         1           0         0           1         0           0         1           0         0           1         0           0         1           0													
1         Follow LUT           A [1:0] GS Transition setting for VBD           A [1:0] VBD Transition           0         0           0         0           0         0           0         0           0         0           0         0           0         0           0         0           1         0           0         0           0         0           1         0           0         0           0         1           0         0           1         0           0         0           1         0           0         0           1         0           0         1           0         0           1         0           0         0           1         0           0         1           0         1           0         1           0         0           1         0           0         1           0         0													0 Follow LUT
0       0       41       0       1       0       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       1       0       0       0       0       1       0													
A[1:0]         VBD Transition           0         0         LUT0           0         0         LUT1           10         LUT2           11         LUT3           0         0         41         0         1         0         0         1         LUT3           0         0         41         0         1         0         0         0         1         LUT3           0         1         0         0         0         0         1         LUT3           0         1         0         0         0         0         Ac         Read RAM Option         Read RAM corresponding to RAM0x24           1         Read RAM corresponding to RAM0x24         Read RAM corresponding to RAM0x26         Read RAM corresponding to RAM0x26           0         1         0         0         1         0         0         Set RAM X - address           0         1         0         0         As         Aa         As         Aa           0         1         0         0         1         0         0         As         Aa           0         1         0         0         1         0											~	apufactur	1 Follow LUT
A[1:0]         VBD Transition           0         0         LUT0           0         0         LUT1           10         LUT2           11         LUT3           0         0         41         0         1         0         0         1         LUT3           0         0         41         0         1         0         0         0         1         LUT3           0         1         0         0         0         0         1         LUT3           0         1         0         0         0         0         Ac         Read RAM Option         Read RAM corresponding to RAM0x24           1         Read RAM corresponding to RAM0x24         Read RAM corresponding to RAM0x26         Read RAM corresponding to RAM0x26           0         1         0         0         1         0         0         Set RAM X - address           0         1         0         0         As         Aa         As         Aa           0         1         0         0         1         0         0         As         Aa           0         1         0         0         1         0							$\supset$	91				anuratur	
0         0         LUT0           0         0         41         0         1         0         0         1         10         LUT1           10         LUT2         11         LUT3         11         LUT3           0         0         41         0         1         0         0         0         1         LUT3           0         1         0         0         0         0         1         Read RAM Option         Read RAM corresponding to RAM0x24           1         0         0         0         1         0         0         Read RAM corresponding to RAM0x26           0         1         0         0         1         0         0         Set RAM X - address         Specify the start/end positions of the window address in the X direction by an address unit for RAM           0         1         0         0         5         B1         B0         Start / End position         Specify the start/end positions of the window address in the X direction by an address unit for RAM           0         1         0         0         1         0         1         Start / End position           0         1         A2         A1         A6         A3         A2													
0         0         41         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0         0         1         0         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0         1         0													
10         LUT2           11         LUT3           0         0         1         0         0         0         1         LUT3           0         0         1         0         0         0         0         1         LUT3           0         0         1         0         0         0         0         1         Read RAM Option           0         1         0         0         0         0         0         A <sub>0</sub> 0         1         0         0         0         0         A <sub>0</sub> Read RAM Option         A[0]= 0 [POR]           0         1         0         0         1         0         0         A <sub>0</sub> Set RAM X - address         Specify the start/end positions of the window address in the X direction by an address unit for RAM           0         1         0         0         A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> 1         0         0         B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> Start / End position         Specify the start/end positions of the window address in the Y direction by an address unit for RAM         A[5:0]: XSA[5:0], XEnd, POR = 15h													
0         0         41         0         1         0         0         0         1         LUT3           0         0         1         0         0         0         0         1         LUT3           0         1         0         0         0         0         0         1         Read RAM Option         Read RAM Corresponding to RAM0x24           0         1         0         0         0         1         0         0         1         0         0         1         0         0         Read RAM Corresponding to RAM0x24           1         Read RAM corresponding to RAM0x24         Read RAM corresponding to RAM0x26         Specify the start/end positions of the window address in the X direction by an address unit for RAM           0         1         0         0         As													
0         0         41         0         1         0         0         0         0         1         Read RAM Option         Read RAM Option         Read RAM Option         Aloge and the second seco													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	Ω	41	Ω	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option
0       0       44       0       1       0       0       1       0       0       1       0       0       As	-	-	r 1	-	-								
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	I		0	0	0			0	0	70		0 : Read RAM corresponding to RAM0x24
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													1 : Read RAM corresponding to RAM0x26
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
0       1       0       0       B5       B4       B3       B2       B1       B0       address unit for RAM         0       1       0       0       B5       B4       B3       B2       B1       B0       A[5:0]: XSA[5:0], XStart, POR = 00h         0       0       45       0       1       0       0       1       0       1       B7       B6       B5       A4       A3       A2       A1       A0       Start / End position       Specify the start/end positions of the window address in the Y direction by an address unit for RAM         0       1       A7       A6       A5       A4       A3       A2       A1       A0         0       1       B7       B6       B5       B4       B3       B2       B1       B0	0	-	44	0		0	0	0	1	0			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0	1		0	0	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Start / End position	
0         0         45         0         1         0         0         1         0         1         0         1         0         1         8         2         A1         A0         Set Ram Y- address         Specify the start/end positions of the window address in the Y direction by an address unit for RAM         A[5:0]: YSA[8:0], YStart, POR = 00h         A1         0         0         0         0         0         1         0         1         0	0	1		0	0	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B₁	Bo	1	address unit for RAM
0         0         45         0         1         0         1         0         1         0         1         Set Ram Y- address         Specify the start/end positions of the window address in the Y direction by an address unit for RAM         Specify the start/end position by an address unit for RAM         A[8:0]: YSA[8:0], YStart, POR = 000h				•			[ .				- Ŭ		ALE-OI- VEALE-OI VEFOR DOD OOK
0         0         45         0         1         0         1         0         1         0         1         Set Ram Y- address         Specify the start/end positions of the window address in the Y direction by an address unit for RAM           0         1         A7         A6         A5         A4         A3         A2         A1         A0         Start / End position         Specify the start/end positions of the window address in the Y direction by an address unit for RAM         A[8:0]: YSA[8:0], YStart, POR = 000h													
0         1         A7         A6         A5         A4         A3         A2         A1         A0           0         1         0         0         0         0         0         A8													p[5.0]. AEA[5.0], AEHU, POR = 15H
0         1         A7         A6         A5         A4         A3         A2         A1         A0           0         1         0         0         0         0         0         A8		0	AE	0	4	0	0	0	1	0	4	Sat Dom V. addraca	Charity the start/and positions of the
0         1         0         0         0         0         0         A8           0         1         B7         B6         B5         B4         B3         B2         B1         B0	-		45										
0       1       0       0       0       0       0       0       0       A8         0       1 $B_7$ $B_6$ $B_5$ $B_4$ $B_3$ $B_2$ $B_1$ $B_0$ A[8:0]: YSA[8:0], YStart, POR = 000h	U											Start / End position	
	0	1		0	0	0	0	0	0	0	<b>A</b> 8		
	0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		A[8:0]: YSA[8:0], YStart, POR = 000h
							1						

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
0	0	46	0	1	0	0	0	1	1	0	Auto Write RAM0x26 for	Auto Write	e RAM0x2	6 for Reg	ular Pattern
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	0	A2	<b>A</b> 1	A <sub>0</sub>	Regular Pattern	A[7:0] = 0	0h [POR]		
												A[6:4]: Ste Step of al	1st step va ep Height, ter RAM ir	POR= 00	
												to Gate A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												000	16	100	256
												010	32	110	296
												011	64	111	NA
												Step of all to Source		NX-direction	on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	176
												010	32	110	NA
												011	64	111	NA
												BUSY pao operation.	d will outpu	ut high du	ring
0	0	47	0	1	0	0	0	1	1	1	Auto Write RAM0x24 for	Auto Write	e RAM0x2	4 for Rea	ular Pattern
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	<b>A</b> <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Regular Pattern	A[7:0] = 0		O U	
												A[7]: The A[6:4]: Ste Step of all to Gate	1st step va ep Height, ter RAM ir	POR= 000 Y-direction	) on according
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
												Step of all to Source A[2:0]	Width	A[2:0]	on according Width
												000	8	100	128
												001	16	101	176 NA
												010	32	110	NA
												011 During op high.	64 eration, B	111 USY pad v	NA will output

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X
0	1		0	0	A <sub>5</sub>	A4	A <sub>3</sub>	A <sub>2</sub>	A1	Ao	counter	address in the address counter (AC) A[5:0]: 00h [POR].
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y
0	1		A7	A <sub>6</sub>	A <sub>5</sub>	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	counter	address in the address counter (AC)
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		A[8:0]: 000h [POR].
											•	•
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.

# design • manufacture • supply

# 10.Data Entry Mode Setting (11h)


This command has multiple configurations and each bit setting is described as follows:


R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1						AM	ID1	IDO
PC	R	0	0	0	0	0	0	1	1

ID[1:0]: The address counter is automatically incremented by 1, after data is written to the RAM when ID[1:0] = "01". The address counter is automatically decremented by 1, after data is written to the RAM when ID[1:0] = "00". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to the RAM. When AM = "0", the address counter is updated in the X direction. When AM = "1", the address counter is updated in the Y direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.

<i>J</i> <b>1</b> (3.				
	ID [1:0]="00" X: decrement Y: decrement	ID [1:0]="01" X: increment Y: decrement	ID [1:0]="10" X: decrement Y: increment	ID [1:0]="11" X: increment Y: increment
AM="0" X-mode	00,00h	00,00h	00,00h	.00,00h
AM="1" Y-mode	00,00h	00,00h	00,00h	00,00h





# **11. Reference Circuit**





Figure. 11-1



Part Name	Value /requirement/Reference Part
C1-C9	1uF/0603;X5R;Voltage Rating: 25V
C10	1uF/0603;X7R;Voltage Rating: 25V
D1D3	MBR0530
	1) Reverse DC voltage≥30V
	2) Forward current≥500mA
	3)Forward voltage≤430mV
R2	2.2 Ω/0603: 1% variation
Q1	NMOS:Si1304BDL/NX3008NBK
	1) Drain-Source breakdown voltage $\geq 30V$
	2) Vgs (th) =0.9 (Typ) , 1.3V (Max)
	3) Rds on $\leq 2.1 \Omega$ @ Vgs=2.5V
L1	47uH/NRH3010T470MN
	Maximum DC current~420mA
	Maximum DC resistance~ $650 \text{m} \Omega$
CON24Pin	0.5mm ZIF Socket 24Pins,0.5mm pitch

# **12. ABSOLUTE MAXIMUM RATING**

	Table 12-1: Maximum Ratings										
Symbol	Parameter	Rating	Unit	Humidity	Unit	Note					
V <sub>CI</sub>	Logic supply voltage	-0.5 to +6.0	V	-	-						
T <sub>OPR</sub>	Operation temperature range	0 to 50	°C	35 to70	%						
Tttg	Transportation temperature range	-25 to 60	°C	-	-	Note12-2					
Tstg	Storage condition	0 to 40	°C	35 to70	%	Maximum storage time: 5 years					

Note 12-1: Maximum ratings are those values beyond which damages to the device may occur.

Functional operation should be restricted to the limits in the Electrical Characteristics chapter.

Note12-2: Tttg is the transportation condition, the transport time is within 10 days for -25℃~0℃ or 50℃~60℃

## **13.DC CHARACTERISTICS**

The following specifications apply for: VSS=0V, VCI=3 V, T<sub>OPR</sub>=25°C.

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCI	VCI operation voltage		VCI	2.5	3	3.7	V
VIH	High level input voltage		SDA, SCL, CS#, D/C#, RES#,	0.8VDDIO			V
VIL	Low level input voltage		BS1			0.2VDDI O	V
VOH	High level output voltage	IOH = -100uA	BUSY	0.9VDDIO			V
VOL	Low level output voltage	IOL = 100uA				0.1VDDI O	V
Iupdate	Module operating current			-	3	-	mA
Isleep	Deep sleep mode	VCI=3.3V	nulacture	• SU	0-0	3	uA

#### Table 13-1: DC Characteristics


The Typical power consumption is measured using associated 25°C waveform with following

pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 13-1) - The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Midas Displays.

- Vcom value will be OTP before in factory or present on the label sticker.

Note 13-1

The Typical power consumption



# 14. Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.5V to 3.7V,  $T_{OPR}{=}25\,^\circ\!C$  , CL=20pF Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

#### Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 14-1: SPI timing diagram


# **15.** Power Consumption

Parameter	Symbol	Conditions	ТҮР	Max	Unit	Remark
Panel power consumption during update	-	25°C	-	20	mAs	-
Deep sleep mode	-	25°C	-	3	uA	-

MAS=update average current  $\times$  update time

#### **16.Typical Operating Sequence**

**16.1 Normal Operation Flow** 



# **17.Optical characteristics**

#### **17.1 Specifications**

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

	T=25±3°C,							
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР.	MAX	UNIT	Note	
R	Reflectance	White	30	35	-	%	Note 17-1	
Gn	2Grey Level	-	-	KS+(WS-KS)×n(m-1)	-	L*	-	
CR	Contrast Ratio	-	-	10	-	-	-	
VC	Black State L* value	-	-	18	-	-	Note 17-1	
KS	Black State a* value		_	0.2	-	-	Note 17-1	
WS	White State L* value	-	-	67	-	-	Note 17-1	
Densl	Image Update	Storage and transportation	-	Update the white screen	-	-	-	
Panel	Update Time	Operation	-	Suggest Updated once a day	-	-	) -	

WS : White state, KS : Black State,

Note 17-1 : Luminance meter : i - One Pro Spectrophotometer


Note 17-2: We guarantee display quality from  $0^{\circ}C \sim 30^{\circ}C$  generally, If operation ambient temperature from  $0^{\circ}C \sim 50^{\circ}C$ , will offer special waveform by Midas Displays.

#### 17.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd




#### **17.3 Reflection Ratio**

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board}$  x (L center / L white board)

L <sub>center</sub> is the luminance measured at center in a white area (R=G=B=1). L <sub>white board</sub> is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



# 18. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

#### WARNING

The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.

#### CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode

electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged . Moreover the display is sensitive to static electricity and other rough environmental conditions.

#### **Mounting Precautions**

(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.

(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)

(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.

(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

	Data sheet status
Product specification	The data sheet contains final product specifications.

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and dose not form part of the specification.

#### **Product Environmental certification**

ROHS

#### REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

# design • manufacture • supply

# 19. Reliability test

#### **19.1 Reliability test items**

	TEST	CONDITION	REMARK
1	High-Temperature Operation	T=40°C, RH=35%RH, For 240Hr	
2	Low-Temperature Operation	$T = 0 \degree C$ for 240 hrs	
3	High-Temperature Storage	T=60°C RH=35%RH For 240Hr	Test in white pattern
4	Low-Temperature Storage	$T = -25 \degree C$ for 240 hrs	Test in white pattern
5	High Temperature, High- Humidity Operation	T=40°C, RH=90%RH, For 168Hr	
6	High Temperature, High- Humidity Storage	T=60°C, RH=80%RH, For 240Hr	Test in white pattern
7	Temperature Cycle	-25°C(30min)~70°C(30min), 100 Cycle	Test in white pattern
8	Package Vibration	1.04G,Frequency : 20~200Hz Direction : X,Y,Z Duration: 30 minutes in each direction	Full packed for shipment
9	Package Drop Impact	Drop from height of 100 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment
10	UV exposure Resistance	765 W/m <sup>2</sup> for 168hrs,40°C	
11	Electrostatic discharge	Machine model: +/-250V,0 Ω ,200pF	

Actual EMC level to be measured on customer application.

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black/white pattern , hold time is 150S.

Note3: The function ,appearance, opticals should meet the requirements of the test before and after the test.

Note4: Keep testing after 2 hours placing at 20°C-25°C.


### **19.2 Product life time**

The EPD Module is designed for a 5-year life-time with 25  $^{\circ}$ C/50%RH operation assumption. Reliability estimation testing with accelerated life-time theory would be demonstrated to provide confidence of EPD lifetime.


#### **19.3 Product warranty**

Warranty conditions have to be negotiated between Midas Displays and individual customers. Midas Displays provides 12+1(one month delivery time) months warranty for all products which are purchased from Midas Displays.

# 20. Block Diagram



# 21. PartA/PartB specification



# 22. Point and line standard

	Ship	ment Inspecti	ion Standard					
	Equipme	ent: Electrical test	fixture, Point gaug	ge				
Outline dimension	29.2(H)×59.2(V)×0.9(D)	Unit: mm	Part-A	Active area	Part-B	Border area		
	Temperature	Humidity	Illuminance	Distance	Time	Angle		
Environment	19℃~25℃	55%±5%RH	800~1300Lux	300 mm	35Sec			
Defect type	Inspection method	Standard		Standard		Part-A	Part-A	
		D≤0	0.25 mm	Ignor	e	Ignore		
Spot	Electric Display	0.25 mm <	D $\leq$ 0.4 mm	N≤4 Not Allow		Ignore		
		D>0	0.4 mm			Ignore		
Display unwork	Electric Display	Not 4	Allow	Not Allow		Ignore		
Display error	Electric Display	Not 4	Allow	Not Allow		Ignore		
		L≤2 mm,V	Ignore		Ignore			
Scratch or line defect(include dirt)	Visual/Film card	2.0mm <l≤5.0mm,0.2<w≤ 0.3mm,</l≤5.0mm,0.2<w≤ 		N≤2		Ignore		
		L>5 mm,V	W>0.3 mm	Not All	Ignore			
		D≤0	.2mm Ignore		e	Ignore		
PS Bubble	Visual/Film card	0.2mm≤I	N≪4		Ignore			
		D>0.	.35 mm	Not Allow		Ignore		
Side Fragment	Visual/Film card		4mm, Do not affec nm, Do not affect I					
	1. /	Appearance defect	should not cause e	lectrical defects	;			
Remark	2. Appear	ance defects should	d not cause dimens	ional accuracy	problems			
	L=long W=wide D=point size N=Defects NO							

the state	
W L=L1+L2	D=1(+W)2
Line Defect	Spot Defect

L=long W=wide D=point size