



Product Change Notification / SYST-09PSVM434

Date:

10-Jul-2020

Product Category:

Memory

PCN Type:

Document Change

Notification Subject:

Data Sheet - AT28C256 Industrial Grade 256-Kbit (32,768 x 8) Paged Parallel EEPROM

Affected CPNs:

[SYST-09PSVM434_Affected_CPN_07102020.pdf](#)

[SYST-09PSVM434_Affected_CPN_07102020.csv](#)

Notification Text:

SYST-09PSVM434

Microchip has released a new Product Documents for the AT28C256 Industrial Grade 256-Kbit (32,768 x 8) Paged Parallel EEPROM of devices. If you are using one of these devices please read the document located at [AT28C256 Industrial Grade 256-Kbit \(32,768 x 8\) Paged Parallel EEPROM](#).

Notification Status: Final

Description of Change: 1) Updated to the Microchip template. Microchip DS20006386 replaces Atmel document 0006. 2) Added updated Part Markings to include new trace code format.

Impacts to Data Sheet: None

Reason for Change: To Improve Manufacturability

Change Implementation Status: Complete

Date Document Changes Effective: 10 July 2020

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A

Attachments:

[AT28C256 Industrial Grade 256-Kbit \(32,768 x 8\) Paged Parallel EEPROM](#)

Please contact your local [Microchip sales office](#) with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to receive Microchip PCNs via email please register for our PCN email service at our [PCN home page](#) select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the [PCN FAQ](#) section.

If you wish to change your PCN profile, including opt out, please go to the [PCN home page](#) select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

Affected Catalog Part Numbers (CPN)

AT28C256EF-15JU-795
AT28C256-15JU-043
AT28C256-15JU-323
AT28C256-15SU
AT28C256E-15SU
AT28C256F-15SU
AT28C256-15TU
AT28C256E-15TU
AT28C256F-15TU
AT28C256-15JU
AT28C256E-15JU
AT28C256F-15JU
AT28C256EF-15JU
AT28C256-15PU
AT28C256-15SU-T
AT28C256E-15SU-T
AT28C256F-15SU-T
AT28C256-15TU-T
AT28C256E-15TU-T
AT28C256F-15TU-T
AT28C256F-15JU-T
AT28C256-15JU-T
AT28C256E-15JU-T
AT28C256EF-15JU-T

Industrial Grade 256-Kbit (32,768 x 8) Paged Parallel EEPROM

Features

- Fast Read Access Time: 150 ns
- Automatic Page Write Operation:
 - Internally organized as 32,768 x 8 (256K)
 - Internal address and data latches for 64 bytes
 - Internal control timer
- Fast Write Cycle Time:
 - Page Write cycle time: 3 ms or 10 ms maximum
 - 1 to 64-byte Page Write operation
- Low-Power Dissipation:
 - 50 mA active current
 - 200 μ A CMOS standby current
- Hardware and Software Data Protection
- $\overline{\text{DATA}}$ Polling for End of Write Detection
- High Reliability CMOS Technology:
 - Endurance: 10,000 or 100,000 cycles
 - Data retention: 10 years
- Single 5V \pm 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC[®] Approved Byte-Wide Pinout
- Industrial Temperature Range

Packages

- 32-Lead PLCC, 28-Lead PDIP, 28-Lead SOIC, 28-Lead TSOP

Table of Contents


Features.....	1
Packages.....	1
1. Package Types (Not to Scale).....	4
2. Pin Descriptions.....	5
3. Description.....	6
3.1. Block Diagram.....	6
4. Electrical Characteristics.....	7
4.1. Absolute Maximum Ratings.....	7
4.2. DC and AC Operating Range.....	7
4.3. DC Characteristics.....	7
4.4. Pin Capacitance.....	8
5. Normalized I _{CC} Graphs.....	9
6. Device Operation.....	10
6.1. Operating Modes.....	11
6.2. AC Read Characteristics.....	11
6.3. AC Read Waveforms ^(1, 2, 3, 4)	12
6.4. Input Test Waveforms and Measurement Level.....	12
6.5. Output Test Load.....	12
6.6. AC Write Characteristics.....	13
6.7. AC Write Waveforms.....	13
6.8. Page Mode Characteristics.....	14
6.9. Page Mode Write Waveforms ^(1,2)	15
6.10. Chip Erase Waveforms.....	15
6.11. Software Data Protection Enable Algorithm ⁽¹⁾	16
6.12. Software Data Protection Disable Algorithm ⁽¹⁾	17
6.13. Software Protected Program Cycle Waveform ^(1,2)	18
6.14. Data Polling Characteristics ⁽¹⁾	18
6.15. Data Polling Waveforms.....	19
6.16. Toggle Bit Characteristics ⁽¹⁾	19
6.17. Toggle Bit Waveforms.....	19
7. Packaging Information.....	21
7.1. Package Marking Information.....	21
8. Revision History.....	28
The Microchip Website.....	29
Product Change Notification Service.....	29
Customer Support.....	29
Product Identification System.....	30

Microchip Devices Code Protection Feature.....	31
Legal Notice.....	31
Trademarks.....	31
Quality Management System.....	32
Worldwide Sales and Service.....	33

1. Package Types (Not to Scale)


32-Lead PLCC

Top View




28-Lead TSOP

Top View



28-Lead PDIP/SOIC

Top View



2. Pin Descriptions

The descriptions of the pins are listed in [Table 2-1](#).

Table 2-1. Pin Function Table

Name	32-Lead PLCC	32-Lead TSOP	28-Lead PDIP	Function
DC	1	—	—	Don't Connect ⁽¹⁾
A14	2	8	1	Address
A12	3	9	2	Address
A7	4	10	3	Address
A6	5	11	4	Address
A5	6	12	5	Address
A4	7	13	6	Address
A3	8	14	7	Address
A2	9	15	8	Address
A1	10	16	9	Address
A0	11	17	10	Address
NC	12	—	—	No Connect ⁽²⁾
I/O0	13	18	11	Data Input/Output
I/O1	14	19	12	Data Input/Output
I/O2	15	20	13	Data Input/Output
GND	16	21	14	Ground
DC	17	—	—	Don't Connect ⁽¹⁾
I/O3	18	22	15	Data Input/Output
I/O4	19	23	16	Data Input/Output
I/O5	20	24	17	Data Input/Output
I/O6	21	25	18	Data Input/Output
I/O7	22	26	19	Data Input/Output
\overline{CE}	23	27	20	Chip Enable
A10	24	28	21	Address
\overline{OE}	25	1	22	Output Enable
NC	26	—	—	No Connect ⁽²⁾
A11	27	2	23	Address
A9	28	3	24	Address
A8	29	4	25	Address
A13	30	5	26	Address
\overline{WE}	31	6	27	Write Enable
V _{CC}	32	7	28	Device Power Supply

Notes:

1. The user cannot connect anything to this terminal.
2. No internal wire bonded from die to this terminal.


3. Description

The AT28C256 is a high-performance Electrically Erasable and Programmable Read-Only Memory (EEPROM). Its 256-Kb memory is organized as 32,768 words by 8 bits. Manufactured with Microchip's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 200 μ A.

The AT28C256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow for writing up to 64 bytes simultaneously. During a write cycle, the address and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by $\overline{\text{DATA}}$ Polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

The AT28C256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.

3.1 Block Diagram



4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
All input voltages (including NC pins) with respect to ground	-0.6V to +6.25V
All output voltages with respect to ground	-0.6V to $V_{CC} + 0.6V$
Voltage on \overline{OE} and A9 with respect to ground	-0.6V to +13.5V

Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4.2 DC and AC Operating Range

Table 4-1. DC and AC Operating Range

		AT28C256-15
Operating Temperature (Case)	Industrial	-40°C to +85°C
V_{CC} Power Supply		5V \pm 10%

4.3 DC Characteristics

Table 4-2. DC Characteristics

Parameter	Symbol	Minimum	Maximum	Units	Test Conditions
Input Load Current	I_{LI}	—	10	μA	$V_{IN} = 0V$ to $V_{CC} + 1V$
Output Leakage Current	I_{LO}	—	10	μA	$V_{I/O} = 0V$ to V_{CC}
V_{CC} Standby Current CMOS	I_{SB1}	—	200	μA	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$
V_{CC} Standby Current TTL	I_{SB2}	—	3	mA	$\overline{CE} = 2.0V$ to $V_{CC} + 1V$
V_{CC} Active Current	I_{CC}	—	50	mA	$f = 5$ MHz; $I_{OUT} = 0$ mA
Input Low Voltage	V_{IL}	—	0.8	V	
Input High Voltage	V_{IH}	2.0	—	V	
Output Low Voltage	V_{OL}	—	0.45	V	$I_{OL} = 2.1$ mA
Output High Voltage	V_{OH1}	2.4	—	V	$I_{OH} = -400$ μA

4.4 Pin Capacitance

Table 4-3. Pin Capacitance^(1,2)

Symbol	Typical	Maximum	Units	Conditions
C_{IN}	4	6	pF	$V_{IN} = 0V$
C_{OUT}	8	12	pF	$V_{OUT} = 0V$

Notes:

1. This parameter is characterized but is not 100% tested in production.
2. $f = 1 \text{ MHz}$, $T_A = 25^\circ\text{C}$

5. Normalized I_{CC} Graphs

Figure 5-1. Normalized Supply Current vs. Temperature




Figure 5-2. Normalized Supply Current vs. Address Frequency





Figure 5-3. Normalized Supply Current vs. Supply Voltage



6. Device Operation

READ: The AT28C256 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control offers designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write is started, it will automatically time itself to completion. Once a programming operation is initiated and for the duration of t_{WC} , a read operation will effectively be a polling operation.

PAGE WRITE: The page write operation of the AT28C256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within 150 μ s (t_{BLC}) of the previous byte. If the t_{BLC} limit is exceeded, the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6-A14 inputs. For each \overline{WE} high-to-low transition during the page write operation, A6-A14 must be the same. The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes that are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28C256 features \overline{DATA} Polling to indicate the end of a write cycle. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs and the next write cycle may begin. \overline{DATA} Polling may begin at any time during the write cycle.

TOGGLE BIT: In addition to \overline{DATA} Polling, the AT28C256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write is completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Microchip incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C256 in the following ways:

- V_{CC} sense – if V_{CC} is below 3.8V (typical), the write function is inhibited
- V_{CC} power-on delay – once V_{CC} has reached 3.8V, the device will automatically time out 5 ms (typical) before allowing a write
- Write inhibit – holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles
- Noise filter – pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle

SOFTWARE DATA PROTECTION: A software-controlled data protection feature has been implemented on the AT28C256. When enabled, the software data protection (SDP) will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C256 is shipped with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands while three specific bytes of data are written to three specific addresses (refer to [Software Data Protection Algorithm](#)). After writing the 3-byte command sequence and after t_{WC} , the entire AT28C256 will be protected against inadvertent write operations. Note that, once protected, the host may still perform a byte or page write to the AT28C256. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device. However, for the duration of t_{WC} , read operations will effectively be polling operations.

DEVICE IDENTIFICATION: An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12V \pm 0.5V$ and using address locations 7FC0H to 7FFFH, the bytes may be written to or read from in the same manner as the regular memory array.

OPTIONAL CHIP ERASE MODE: The entire device can be erased using a 6-byte software code. See [Software Chip Erase](#) application note for details.

6.1 Operating Modes

Table 6-1. Operating Modes

Mode	\overline{CE}	\overline{OE}	WE	I/O
Read	V_{IL}	V_{IL}	V_{IH}	D_{OUT}
Write ⁽¹⁾	V_{IL}	V_{IH}	V_{IL}	D_{IN}
Standby/Write Inhibit	V_{IH}	X ⁽²⁾	X	High-Z
Write Inhibit	X	X	V_{IH}	
Write Inhibit	X	V_{IL}	X	
Output Disable	X	V_{IH}	X	High-Z
Chip Erase	V_{IL}	V_H ⁽³⁾	V_{IL}	High-Z

Notes:


1. Refer to AC Programming Waveforms.
2. X can be V_{IL} or V_H .
3. $V_H = 12.0V \pm 0.5V$

6.2 AC Read Characteristics

Table 6-2. AC Read Characteristics

Parameter	Symbol	AT28C256-15		Units
		Min.	Max.	
Address to Output Delay	t_{ACC}	—	150	ns
\overline{CE} to Output Delay	t_{CE} ⁽¹⁾	—	150	ns
\overline{OE} to Output Delay	t_{OE} ⁽²⁾	0	70	ns
\overline{CE} or \overline{OE} to Output Float	t_{DF} ^(3,4)	0	50	ns
Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	t_{OH}	0	—	ns


6.3 AC Read Waveforms(1, 2, 3, 4)



Notes:


1. \overline{CE} may be delayed up to $t_{ACC}-t_{CE}$ after the address transition without impact on t_{ACC} .
2. \overline{OE} may be delayed up to $t_{CE}-t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC}-t_{OE}$ after an address change without impact in t_{ACC} .
3. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first ($C_L = 5 \text{ pF}$).
4. This parameter is characterized and is not 100% tested.

6.4 Input Test Waveforms and Measurement Level



Note: $t_R, t_F < 5 \text{ ns}$.

6.5 Output Test Load



6.6 AC Write Characteristics

Table 6-3. AC Write Characteristics


Parameter	Symbol	Minimum	Maximum	Units
Address, \overline{OE} Setup Time	t_{AS}, t_{OES}	0	—	ns
Address Hold Time	t_{AH}	50	—	ns
Chip Select Setup Time	t_{CS}	0	—	ns
Chip Select Hold Time	t_{CH}	0	—	ns
Write Pulse Width (\overline{WE} or \overline{CE})	t_{WP}	100	—	ns
Data Setup Time	t_{DS}	50	—	ns
Data, \overline{OE} Hold Time	t_{DH}, t_{OEH}	0	—	ns
Time to Data Valid	t_{DV}	NR ⁽¹⁾	—	

Note:


1. NR = No Restriction

6.7 AC Write Waveforms

6.7.1 \overline{WE} Controlled



6.7.2 \overline{CE} Controlled




6.8 Page Mode Characteristics

Table 6-4. Page Mode Characteristics

Parameter		Symbol	Minimum	Maximum	Units
Write Cycle Time	AT28C256	t_{WC}	—	10	ms
	AT28C256F		—	3	ms
Address Setup Time		t_{AS}	0	—	ns
Address Hold Time		t_{AH}	50	—	ns
Data Setup Time		t_{DS}	50	—	ns
Data Hold Time		t_{DH}	0	—	ns
Write Pulse Width		t_{WP}	100	—	ns
Byte Load Cycle Time		t_{BLC}	—	150	μ s
Write Pulse Width High		t_{WPH}	50	—	ns


6.9 Page Mode Write Waveforms^(1,2)



Notes:

1. A6 through A14 must specify the same page address during each high-to-low transition of \overline{WE} (or \overline{CE}).
2. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.


6.10 Chip Erase Waveforms



Notes:

1. $t_S = t_H = 5 \mu\text{sec}$ (minimum)
2. $t_W = 10 \text{ msec}$ (minimum)
3. $V_H = 12.0\text{V} \pm 0.5\text{V}$


6.11 Software Data Protection Enable Algorithm⁽¹⁾



Notes:

1. Data format: I/O7-I/O0 (Hex); Address format: A14-A0 (Hex).
2. Write-Protect state will be activated at end of write even if no other data is loaded.
3. Write-Protect state will be deactivated at end of write period even if no other data is loaded.
4. 1 to 64 bytes of data are loaded.


6.12 Software Data Protection Disable Algorithm⁽¹⁾



Notes:

1. Data format: I/O7-I/O0 (Hex); Address format: A14-A0 (Hex).
2. Write-Protect state will be deactivated at end of write period even if no other data is loaded.
3. Write-Protect state will be deactivated at end of write period even if no other data is loaded.
4. 1 to 64 bytes of data are loaded.

6.13 Software Protected Program Cycle Waveform^(1,2)



Notes:

1. A6-A14 must specify the same page address during each high-to-low transition of \overline{WE} (or \overline{CE}) after the software code has been entered.
2. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

6.14 Data Polling Characteristics⁽¹⁾


Table 6-5. Data Polling Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
Data Hold Time	t_{DH}	0	—	—	ns
\overline{OE} Hold Time	$t_{OE H}$	0	—	—	ns
\overline{OE} to Output Delay ⁽²⁾	t_{OE}	—	—	—	ns
Write Recovery Time	t_{WR}	0	—	—	ns

Notes:

1. These parameters are characterized and not 100% tested.
2. See [AC Read Characteristics](#).

6.15 Data Polling Waveforms



6.16 Toggle Bit Characteristics⁽¹⁾


Table 6-6. Toggle Bit Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
Data Hold Time	t_{DH}	10	—	—	ns
\overline{OE} Hold Time	$t_{OE\overline{H}}$	10	—	—	ns
\overline{OE} to Output Delay ⁽²⁾	t_{OE}	—	—	—	ns
\overline{OE} High Pulse ⁽²⁾	t_{OEHP}	150	—	—	ns
Write Recovery Time	t_{WR}	0	—	—	ns

Notes:

1. These parameters are characterized and not 100% tested.
2. See [AC Read Characteristics](#).

6.17 Toggle Bit Waveforms



Notes:

1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.

7. Packaging Information

7.1 Package Marking Information

AT28C256: Package Marking Information


<p>28-lead PDIP</p> <table style="width: 100%;"> <tr> <td style="width: 50%; text-align: center;"> <p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div> </td> <td style="width: 50%; text-align: center;"> <p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div> </td> </tr> </table>	<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>	<p>32-lead PLCC</p> <table style="width: 100%;"> <tr> <td style="width: 50%; text-align: center;"> <p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p style="text-align: center;">●</p> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div> </td> <td style="width: 50%; text-align: center;"> <p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div> </td> </tr> </table>	<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p style="text-align: center;">●</p> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>
<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>				
<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p style="text-align: center;">●</p> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>				
<p>28-lead SOIC</p> <table style="width: 100%;"> <tr> <td style="width: 50%; text-align: center;"> <p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p>ATMEL 19802C AT28C256@-%%U YYWWNNN</p> </div> </td> <td style="width: 50%; text-align: center;"> <p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div> </td> </tr> </table>	<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p>ATMEL 19802C AT28C256@-%%U YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>	<p>28-lead TSOP</p> <table style="width: 100%;"> <tr> <td style="width: 50%; text-align: center;"> <p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p style="text-align: right;">●</p> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div> </td> <td style="width: 50%; text-align: center;"> <p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div> </td> </tr> </table>	<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p style="text-align: right;">●</p> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>
<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p>ATMEL 19802C AT28C256@-%%U YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>				
<p>Topside</p> <div style="border: 1px solid black; padding: 5px; margin: 5px;"> <p style="text-align: right;">●</p> <p>ATMEL AT28C256@ %%U-19802C YYWWNNN</p> </div>	<p>Backside</p> <div style="border: 1px solid black; height: 100px; margin: 5px;"></div>				

Note: No backside marking on available packages

	%% = Access Time	@ = Write Endurance Rating	
	15: 150 ns	Blank: Standard (10K at 10 ms) E: Extended (100K at 10 ms) F: Fast Write (10k at 3 ms)	
Lot Trace Code			
	YWWNNN: Lot Trace Code Y: Year, WW: Work Week, NNN: Assembly Trace Code		

AT28C256

Packaging Information



COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	3.175	–	3.556	
A1	1.524	–	2.413	
A2	0.381	–	–	
D	12.319	–	12.573	
D1	11.354	–	11.506	Note 2
D2	9.906	–	10.922	
E	14.859	–	15.113	
E1	13.894	–	14.046	Note 2
E2	12.471	–	13.487	
B	0.660	–	0.813	
B1	0.330	–	0.533	
e	1.270 TYP			

- Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE.
 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
 3. Lead coplanarity is 0.004" (0.102 mm) maximum.


10/04/01

TITLE	DRAWING NO.	REV.
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)	32J	B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at www.microchip.com/packaging.

28-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	INCHES		
		MIN	NOM	MAX
Number of Pins	N	28		
Pitch	e	.100 BSC		
Top to Seating Plane	A	–	–	.250
Molded Package Thickness	A2	.125	–	.195
Base to Seating Plane	A1	.015	–	–
Shoulder to Shoulder Width	E	.590	–	.625
Molded Package Width	E1	.485	–	.580
Overall Length	D	1.380	–	1.565
Tip to Seating Plane	L	.115	–	.200
Lead Thickness	c	.008	–	.015
Upper Lead Width	b1	.030	–	.070
Lower Lead Width	b	.014	–	.022
Overall Row Spacing §	eB	–	–	.700

Notes:




1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-079B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]



Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		28		
Pitch	e		1.27 BSC		
Overall Height	A	-	-	-	2.65
Molded Package Thickness	A2		2.05	-	-
Standoff §	A1		0.10	-	0.30
Overall Width	E		10.30 BSC		
Molded Package Width	E1		7.50 BSC		
Overall Length	D		17.90 BSC		
Chamfer (Optional)	h		0.25	-	0.75
Foot Length	L		0.40	-	1.27
Footprint	L1		1.40 REF		
Lead Angle	θ		0°	-	-
Foot Angle	φ		0°	-	8°
Lead Thickness	c		0.18	-	0.33
Lead Width	b		0.31	-	0.51
Mold Draft Angle Top	α		5°	-	15°
Mold Draft Angle Bottom	β		5°	-	15°


Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN


Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A



Note: For the most current package drawings, please see the Microchip Packaging Specification located at www.microchip.com/packaging.

8. Revision History

Revision A (June 2020)

Updated to the Microchip template. Microchip DS20006386 replaces Atmel document 0006. Added updated Part Markings to include new trace code format.

Atmel Document 0006 Revision M (December 2009)

Updated AC Characteristics and ordering information.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:


- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Examples

Table 12-1. AT28C256 Ordering Information

Ordering Code	Package Number	t _{ACC} (ns)	Operating Range
AT28C256-15JU	32J	150	Industrial (-40°C to 85°C)
AT28C256-15PU	28P6		
AT28C256-15SU	28S		
AT28C256-15TU	28T		

Table 12-2. AT28C256E Ordering Information

Ordering Code	Package Number	t _{ACC} (ns)	Operating Range
AT28C256E-15JU	32J	150	Industrial (-40°C to 85°C)
AT28C256E-15SU	28S		
AT28C256E-15TU	28T		

Table 12-3. AT28C256F Ordering Information

Ordering Code	Package Number	t _{ACC} (ns)	Operating Range
AT28C256F-15JU	32J	150	Industrial (-40°C to 85°C)
AT28C256F-15SU	28S		
AT28C256F-15TU	28T		

Package Types	
28P6	28-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
28S	28-Lead, 0.600" Wide, Plastic Gull Wing Small Outline (SOIC)
32J	32-Lead, Plastic J-leaded Chip Carrier (PLLC)
28T	28-Lead, Plastic Thin Outline Package (TSOP)
W	Diced Die Industrial Grade die in waffle tray

DWF	Die in Wafer Form Industrial Grade shipped in 6-inch round jars
Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time 10 ms
E	High Endurance Option: Endurance = 100K Write Cycles
F	Fast Write Option: Write Time = 3 ms

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICTail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6291-0

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Tel: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>