



ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089
<http://www.nteinco.com>

NTE4501
Integrated Circuit
CMOS, Dual 4-Input NAND Gate,
2-Input NOR/OR Gate,
8-Input AND/NAND Gate

Description:

The NTE4501 is a “triple gate” device in a 16-Lead DIP type package constructed with MOS P-Channel and N-Channel enhancement mode devices in a single monolithic structure. These complementary MOS logic gates find primary use where low power dissipation and/or high noise immunity is desired.

Features:

- Quiescent Current = 0.5nA/package Typ at 5Vdc
- Noise Immunity = 45% of V_{DD} Typ
- Diode Protection on All Inputs
- Supply Voltage Range: 3Vdc to 18Vdc
- Single Supply Operation – Positive or Negative
- High Fanout > 50
- Logic Swing Independent of fanout
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range

Absolute Maximum Ratings: (Voltages referenced to V_{SS} , Note 1)

DC Supply Voltage, V_{DD}	-0.5 to +18.0V
Input Voltage (All Inputs), V_{in}	-0.5 to V_{DD} to +0.5V
DC Current Drain (Per Pin), I	10mA
Operating Temperature Range, T_A	-55° to +125°C
Storage Temperature Range, T_{stg}	-65° to +150°C

Note 1. Maximum Ratings are those values beyond which damage to the device may occur.

Electrical Characteristics:

Parameter	Symbol	V _{DD} Vdc	-55°C		+25°C			+125°C		Unit	
			Min	Max	Min	Typ	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	-	0.05	-	0	0.05	-	0.05	Vdc	
		10	-	0.05	-	0	0.05	-	0.05	Vdc	
		15	-	0.05	-	0	0.05	-	0.05	Vdc	
	V _{OH}	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc	
		10	9.95	-	9.95	10	-	9.95	-	Vdc	
		15	14.95	-	14.95	15	-	14.95	-	Vdc	
Input Voltage (Note 2) (V _O = 3.6 or 1.4Vdc) (V _O = 7.2 or 2.8Vdc) (V _O = 11.5 or 3.5Vdc)	V _{IL}	5.0	-	1.5	-	2.25	1.5	-	1.4	Vdc	
		10	-	3.0	-	4.50	3.0	-	2.9	Vdc	
		15	-	3.75	-	6.75	3.75	-	3.6	Vdc	
	V _{IH}	5.0	3.6	-	3.5	2.75	-	3.5	-	Vdc	
		10	7.1	-	7.0	5.50	-	7.0	-	Vdc	
		15	11.4	-	11.25	8.25	-	11.0	-	Vdc	
	Source	I _{OH}	5.0	-1.2	-	-1.0	-1.7	-	-0.7	-	mAdc
			5.0	-0.25	-	-0.2	-0.36	-	-0.14	-	mAdc
			10	-0.62	-	-0.5	-0.9	-	-0.35	-	mAdc
			15	-1.8	-	-1.5	-3.5	-	-1.1	-	mAdc
			5.0	-2.1	-	-1.75	-3.0	-	-1.22	-	mAdc
			5.0	-0.42	-	-0.36	-0.63	-	-0.24	-	mAdc
Output Drive Current (V _{OH} = 2.5Vdc) (V _{OH} = 4.6Vdc) (V _{OH} = 9.5Vdc) (V _{OH} = 13.5Vdc)	NAND	I _{OH}	10	-1.06	-	-0.88	-1.58	-	-0.62	-	mAdc
			15	-3.1	-	-3.0	-5.1	-	-2.1	-	mAdc
			5.0	-3.6	-	-1.75	-3.0	-	-1.22	-	mAdc
	NOR	I _{OH}	5.0	-0.72	-	-0.6	-1.08	-	-0.42	-	mAdc
			10	-1.8	-	-1.5	-2.7	-	-1.05	-	mAdc
			15	-5.4	-	-4.5	-10.5	-	-3.15	-	mAdc
	Inverter	I _{OL}	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdc
			10	1.6	-	1.3	2.25	-	0.9	-	mAdc
			15	4.2	-	3.4	8.8	-	2.4	-	mAdc
(V _{OL} = 0.4Vdc) (V _{OL} = 0.5Vdc) (V _{OL} = 1.5Vdc)	NAND	I _{OL}	5.0	0.92	-	0.77	1.32	-	0.54	-	mAdc
			10	2.34	-	1.95	3.37	-	1.36	-	mAdc
			15	6.12	-	5.1	13.2	-	3.57	-	mAdc
	NOR	I _{OL}	5.0	1.54	-	1.28	2.2	-	0.9	-	mAdc
			10	3.9	-	3.25	5.63	-	2.27	-	mAdc
			15	10.2	-	8.5	22	-	5.95	-	mAdc

Note 2. Noise immunity specified for worse case input combination.

Note 3. The formulas given are for the typical characteristics only at +25°C.

Note 4. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50\text{pF}) + 4 \times 10^{-3}(C_L - 50) V_{DD}/f$$

where: I_T is in μA (per package), C_L in pF, V_{DD} in Vdc, f in kHz is input frequency.

Electrical Characteristics (Cont'd):

Parameter	Symbol	V _{DD} Vdc	-55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Input Current	I _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±0.1	µA/dc
Input Capacitance (V _{IN} = 0)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)	I _{DD}	5.0	-	0.05	-	0.0005	0.5	-	1.5	µA/dc
		10	-	0.10	-	0.0010	0.10	-	3.0	µA/dc
		15	-	0.20	-	0.0015	0.20	-	6.0	µA/dc
Total Supply Current (Dynamic plus Quiescent, Per Package, C _L = 50pF on all outputs, all buffers switching, Note 3, Note 4)	I _T	5.0	I _T = (1.2µA/kHz) f + I _{DD}						-	µA/dc
		10	I _T = (2.4µA/kHz) f + I _{DD}						-	µA/dc
		15	I _T = (3.6µA/kHz) f + I _{DD}						-	µA/dc

Note 2. Noise immunity specified for worse case input combination.

Note 3. The formulas given are for the typical characteristics only at +25°C.

Note 4. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50\text{pF}) + 4 \times 10^{-3}(C_L - 50) V_{DD}/f$$

where: I_T is in µA (per package), C_L in pF, V_{DD} in Vdc, f in kHz is input frequency.

Switching Characteristics: (C_L = 50pF, T_A = +25°C, Note 2, Note 3)

Parameter	Symbol	V _{DD} Vdc	Min	Typ	Max	Unit	
Output Rise Time t _{TLH} = (3.0ns/pf) C _L + 30ns t _{TLH} = (1.5ns/pf) C _L + 15ns t _{TLH} = (1.1ns/pf) C _L + 10ns	NAND, NOR	t _{TLH}	5.0	-	180	360	ns
			10	-	90	180	ns
			15	-	65	130	ns
Output Fall Time t _{THL} = (1.5ns/pf) C _L + 25ns t _{THL} = (0.75ns/pf) C _L + 12.5ns t _{THL} = (0.55ns/pf) C _L + 9.5ns	NAND, NOR	t _{THL}	5.0	-	100	200	ns
			10	-	50	100	ns
			15	-	40	80	ns
Output Rise Time t _{TLH} = (1.35ns/pf) C _L + 32.5ns t _{TLH} = (0.60ns/pf) C _L + 20ns t _{TLH} = (0.40ns/pf) C _L + 17ns	NOR-Inverter	t _{TLH}	5.0	-	100	200	ns
			10	-	50	100	ns
			15	-	40	80	ns
Output Fall Time t _{THL} = (0.67ns/pf) C _L + 26.5ns t _{THL} = (0.45ns/pf) C _L + 17.5ns t _{THL} = (0.37ns/pf) C _L + 11.5ns	NOR-Inverter	t _{THL}	5.0	-	60	120	ns
			10	-	40	80	ns
			15	-	30	60	ns

Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.

Note 3. The formulas given are for the typical characteristics only at +25°C.


Switching Characteristics (Cont'd): ($C_L = 50\text{pF}$, $T_A = +25^\circ\text{C}$, Note 2, Note 3)

Parameter	Symbol	V_{DD} V_{dc}	Min	Typ	Max	Unit	
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7\text{ns/pf}) C_L + 45\text{ns}$	NAND	$t_{PLH} \cdot t_{PHL}$	5.0	–	130	260	ns
			10	–	70	140	ns
			15	–	50	100	ns
$t_{PLH}, t_{PHL} = (0.66\text{ns/pf}) C_L + 37\text{ns}$	NOR	$t_{PLH} \cdot t_{PHL}$	5.0	–	115	230	ns
			10	–	65	130	ns
			15	–	45	90	ns
$t_{PLH}, t_{PHL} = (0.5\text{ns/pf}) C_L + 25\text{ns}$	NOR-Inverter	$t_{PLH} \cdot t_{PHL}$	5.0	–	130	260	ns
			10	–	70	140	ns
			15	–	50	100	ns

Note 2. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.

Note 3. The formulas given are for the typical characteristics only at $+25^\circ\text{C}$.

Logic Diagram



Use Dotted-Connection Externally to Obtain 8-Input AND/NAND

Note: Pin14 must not be used as an input to the inverter.

