

# DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer

Check for Samples: DS92LV1021A


### **FEATURES**

- Specified Transition Every Data Transfer Cycle
- Single Differential Pair Eliminates Multi-Channel Skew
- Flow-Through Pinout for Easy PCB Layout
- 400 Mbps Serial Bus LVDS Bandwidth (at 40 MHz Clock)
- 10-bit Parallel Interface for 1 Byte Data Plus 2 Control Bits
- Programmable Edge Trigger on Clock
- Bus LVDS Serial Output Rated for 27Ω Load
- Small 28-Lead SSOP Package-DB

#### DESCRIPTION

The DS92LV1021A transforms a 10-bit wide parallel LVCMOS/LVTTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. DS92LV1021A can transmit data backplanes or cable. The single differential pair data path makes PCB design easier. In addition, the reduced cable, PCB trace count, and connector size tremendously reduce cost. Since one output transmits both clock and data bits serially, it eliminates clock-todata and data-to-data skew. The powerdown pin saves power by reducing supply current when the device is not being used. Upon power up of the Serializer, you can choose to activate synchronization mode or use one of TI's Deserializers in the synchronization-to-random-data feature. By using the synchronization mode, the Deserializer will establish lock to a signal within specified lock times. In addition, the embedded clock specifies a transition on 12-bit cycle. This eliminates bus every transmission errors due to charged cable conditions. Furthermore, you may put the DS92LV1021A output pins into TRI-STATE to achieve a high impedance state. The PLL can lock to frequencies between 16 MHz and 40 MHz.


### **Block Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





## **Functional Description**

The DS92LV1021A is an upgrade to the DS92LV1021. The DS92LV1021A no longer has a power-up sequence requirement. Like the DS92LV1021, the DS92LV1021A is a 10-bit Serializer designed to transmit data over a differential backplane at clock speeds from 16 to 40MHz. It may also be used to drive data over Unshielded Twisted Pair (UTP) cable.

The DS92LV1021A can be used with any of TI's 10-bit BLVDS Deserializers (DS92LV1212A for example) and has three active states of operation: Initialization, Data Transfer, and Resynchronization; and two passive states: Powerdown and TRI-STATE.

The following sections describe each active and passive state.

#### Initialization

Before data can be transferred, the Serializer must be initialized. Initialization refers to synchronization of the Serializer's PLL to a local clock.

When  $V_{CC}$  is applied to the Serializer, the outputs are held in TRI-STATE and internal circuitry is disabled by onchip power-on circuitry. When  $V_{CC}$  reaches  $V_{CC}$  OK (2.5V) the Serializer's PLL begins locking to the local clock. The local clock is the transmit clock, TCLK, provided by the source ASIC or other device.

Once the PLL locks to the local clock, the Serializer is ready to send data or SYNC patterns, depending on the levels of the SYNC1 and SYNC2 inputs. The SYNC pattern is composed of six ones and six zeros switching at the input clock rate.

Control of the SYNC pins is left to the user. One recommendation is a direct feedback loop from the LOCK pin. Under all circumstances, the Serializer stops sending SYNC patterns after both SYNC inputs return low.

### **Data Transfer**

After initialization, the Serializer inputs DIN0–DIN9 may be used to input data to the Serializer. Data is clocked into the Serializer by the TCLK input. The edge of TCLK used to strobe the data is selectable via the TCLK\_R/F pin. TCLK\_R/F high selects the rising edge for clocking data and low selects the falling edge. If either of the SYNC inputs is high for 5\*TCLK cycles, the data at DIN0-DIN9 is ignored regardless of the clock edge.

A start bit and a stop bit, appended internally, frame the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream.

Serialized data and clock bits (10+2 bits) are transmitted from the serial data output (DO±) at 12 times the TCLK frequency. For example, if TCLK is 40 MHz, the serial rate is  $40 \times 12 = 480$  Mega bits per second. Since only 10 bits are from input data, the serial "payload" rate is ten times the TCLK frequency. For instance, if TCLK = 40 MHz, the payload data rate is  $40 \times 10 = 400$  Mbps. TCLK is provided by the data source and must be in the range of 16 MHz to 40 MHz nominal.

The outputs (DO±) can drive a backplane or a point-to-point connection. The outputs transmit data when the enable pin (DEN) is high, PWRDN is high, and SYNC1 and SYNC2 are low. The DEN pin may be used to TRI-STATE the outputs when driven low.



## **Ideal Crossing Point**

The ideal crossing point is the best case start and stop point for a normalized bit. Each ideal crossing point is found by dividing the clock period by twelve--two clock bits plus ten data bits. For example, a 40 MHz clock has a period of 25ns. The 25ns divided by 12 bits is approximately 2.08ns. This means that each bit width is approximately 2.08ns, and the ideal crossing points occur every 2.08ns. For a graphical representation, please see Figure 9.

## Resynchronization

The Deserializer LOCK pin driven low indicates that the Deserializer PLL is locked to the embedded clock edge. If the Deserializer loses lock, the LOCK output will go high and the outputs (including RCLK) will be TRI-STATE.

The  $\overline{\mathsf{LOCK}}$  pin must be monitored by the system to detect a loss of synchronization, and the system must decide if it is necessary to pulse the Serializer SYNC1 or SYNC2 pin to resynchronize. There are multiple approaches possible. One recommendation is to provide a feedback loop using the  $\overline{\mathsf{LOCK}}$  pin itself to control the sync request of the Serializer (SYNC1 or SYNC2). At the time of publication, other than the DS92LV1210, all other Deserializers from TI have random lock capability. This feature does not require the system user to send SYNC patterns upon loss of lock. However, lock times can only be specified with transmission of SYNC patterns. Dual SYNC pins are provided for multiple control in a multi-drop application.

#### **Powerdown**

The Powerdown state is a low power sleep mode that the Serializer and Dese<u>rializer</u> may use to reduce power when no data is being transferred. The device enters Powerdown when the PWRDN pin is driven low on the Serializer. In Powerdown, the PLL stops and the outputs go into TRI-STATE, disabling load current and reducing supply current into the milliamp range. To exit Powerdown, PWRDN must be driven high.

Both the Serializer and Deserializer must reinitialize and resynchronize before data can be transferred. The Deserializer will initialize and assert LOCK high until it is locked to the Bus LVDS clock.

### **TRI-STATE**

For the Serializer, TRI-STATE is entered when the DEN pin is driven low. This will TRI-STATE both driver output pins (DO+ and DO-). When DEN is driven high, the serializer will return to the previous state as long as all other control pins remain static (SYNC1, SYNC2, PWRDN, TCLK\_R/F).



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **Absolute Maximum Ratings**(1)(2)

7 to 00 to 10 to 1	
Supply Voltage (V <sub>CC</sub> )	-0.3V to +4V
CMOS/TTL Input Voltage	-0.3V to (V <sub>CC</sub> +0.3V)
CMOS/TTL Output Voltage	$-0.3V$ to $(V_{CC} + 0.3V)$
Bus LVDS Receiver Input Voltage	-0.3V to +3.9V
Bus LVDS Driver Output Voltage	-0.3V to +3.9V
Bus LVDS Output Short Circuit Duration	Continuous
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	+260°C
Maximum Package Power Dissipation Capacity @ 25°C Package: 28L SSOP	1.27 W
Package Derating: 28L SSOP	10.2 mW/°C above +25°C
ESD Rating (HBM) <sup>(3)</sup>	>2.0kV

<sup>(1) &</sup>quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be specified. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

<sup>(3)</sup> With a limited Engineering sample size, ESD (HBM) testing passed 2.5kV



## **Recommended Operating Conditions**

	Min	Nom	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+85	°C
Supply Noise Voltage (V <sub>CC</sub> )			100	mV <sub>P-P</sub>

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
SERIALIZ	ZER CMOS/TTL DC SPECIFICATION	IS (apply to DIN0-9, TCLK, PWRD	N, TCLK_R/F, SYN	C1, SYN	C2, DEN)		
V <sub>IH</sub>	High Level Input Voltage			2.0		V <sub>CC</sub>	V
$V_{IL}$	Low Level Input Voltage			GND		0.8	V
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = −18 mA				-1.5	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or 3.6V		-10	±2	+10	μΑ
SERIALIZ	ZER Bus LVDS DC SPECIFICATION	S (apply to pins DO+ and DO-)					
$V_{OD}$	Output Differential Voltage (DO+)-(DO-)		200	270		mV	
$\Delta V_{OD}$	Output Differential Voltage Unbalance	RL = 27Ω			35	mV	
Vos	Offset Voltage			0.78	1.1	1.3	V
$\Delta V_{OS}$	Offset Voltage Unbalance					35	mV
I <sub>OS</sub>	Output Short Circuit Current	D0 = 0V, DIN = High, PWRDN and	DEN = 2.4V		-30	-40	mA
$I_{OZ}$	TRI-STATE Output Current	$\overline{\text{PWRDN}}$ or DEN = 0.8V, DO = 0V	or VCC	-10	±1	+10	μΑ
$I_{OX}$	Power-Off Output Current	VCC = 0V, DO = 0V or VCC		-20	±1	+20	μΑ
SERIALIZ	ZER SUPPLY CURRENT (apply to p	ins DVCC and AVCC)		•	*		
I <sub>CCD</sub>	Worst Case Serializer Supply	$RL = 27\Omega$ , Figure 1 $f = 40 \text{ MHz}$ $f = 16 \text{ MHz}$			40	55	mA
	Current				28	35	mA
I <sub>CCXD</sub>	Serializer Supply Current Powerdown	PWRDN = 0.8V	,		88	300	μΑ

<sup>(1)</sup> Typical values are given for  $V_{CC}$  = 3.3V and  $T_A$  = +25°C.

## **Serializer Timing Requirements for TCLK**

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Clock Period		25	Т	62.5	ns
t <sub>TCIH</sub>	Transmit Clock High Time		0.4T	0.5T	0.6T	ns
t <sub>TCIL</sub>	Transmit Clock Low Time		0.4T	0.5T	0.6T	ns
t <sub>CLKT</sub>	TCLK Input Transition Time			3	6	ns
t <sub>JIT</sub>	TCLK Input Jitter				150	ps (RMS)

Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

 <sup>(1)</sup> Typical values are given for V<sub>CC</sub> = 3.3V and T<sub>A</sub> = +25°C.
 (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.



## **Serializer Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (1)(2)

Symbol	Parameter	Condi	tions	Min	Тур	Max	Units
t <sub>LLHT</sub>	Bus LVDS Low-to-High Transition Time	$R_L = 27\Omega$ ,	Figure 2,		0.31	0.75	ns
t <sub>LHLT</sub>	Bus LVDS High-to-Low Transition Time	C <sub>L</sub> =10pF	to GND		0.30	0.75	ns
t <sub>DIS</sub>	DIN (0-9) Setup to TCLK	See Fig	gure 4,	0			ns
t <sub>DIH</sub>	DIN (0-9) Hold from TCLK	$R_L = C_L = 10 pF$		4.0			ns
t <sub>HZD</sub>	DO ± HIGH to TRI-STATE Delay				3.5	10	ns
t <sub>LZD</sub>	DO ± LOW to TRI- STATE Delay	See Figu			2.9	10	ns
t <sub>ZHD</sub>	DO ± TRI-STATE to HIGH Delay	$R_L = C_L = 10 pF$			2.5	10	ns
t <sub>ZLD</sub>	DO ± TRI-STATE to LOW Delay				2.7	10	ns
t <sub>SPW</sub>	SYNC Pulse Width	See Fig R <sub>L</sub> =	gure 7, 27Ω	5*t <sub>TCP</sub>			ns
t <sub>PLD</sub>	Serializer PLL Lock Time	See Fig R <sub>L</sub> =	, ,	510*t <sub>TCP</sub>		2049*t <sub>TCP</sub>	ns
t <sub>SD</sub>	Serializer Delay	See Figure 8	$R_L = 27\Omega$	t <sub>TCP</sub> +1.0	t <sub>TCP</sub> + 2.0	t <sub>TCP</sub> +4.0	ns
t <sub>BIT</sub>	Bus LVDS Bit Width	$R_L = C_L = 10 pF$			t <sub>CLK</sub> / 12		ns
	Deterministic litter	$R_L = 27\Omega$ ,	f = 40 MHz	-320	-110	150	ps
t <sub>DJIT</sub>	Deterministic Jitter	C <sub>L</sub> =10pF to GND, <sup>(4)</sup>	f = 16 MHz	-800	-160	380	ps

- (1) Typical values are given for  $V_{CC} = 3.3V$  and  $T_A = +25$ °C.
- (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.
- (3) Due to TRI-STATE of the Serializer, the Deserializer will lose PLL lock and have to resynchronize before data transfer.
- (4) t<sub>DJIT</sub> specifications are specified by design using statistical analysis.

# **AC Timing Diagrams and Test Circuits**




Figure 1. "Worst Case" Serializer ICC Test Pattern




Figure 2. Serializer Bus LVDS Output Load and Transition Times

Copyright © 2002–2013, Texas Instruments Incorporated








Figure 3. Serializer Input Clock Transition Time



Timing shown for TCLK\_R/ $\overline{F}$  = LOW

Figure 4. Serializer Setup/Hold Times






Figure 5. Serializer TRI-STATE Test Circuit and Timing






Figure 6. Serializer PLL Lock Time, and PWRDN TRI-STATE Delays




Figure 7. SYNC Timing Delays





Figure 8. Serializer Delay





For an explanation of the Ideal Crossing Point, please see the Application Information Section.

Figure 9. Serializer Deterministic Jitter and Ideal Crossing Point



#### APPLICATION INFORMATION

### DIFFERENCES BETWEEN THE DS92LV1021A AND THE DS92LV1021

The DS92LV1021A is an enhanced version of the DS92LV1021. The following enhancements are provided by the DS92LV1021A:

- TCLK may be applied before power
- TCLK may be halted
- Slower typical edge rates help to reduce reflections
- PWRDN pin includes an internal weak pull down device

Like the DS92LV1021, the DS92LV1021A is a 10-bit Serializer designed to transmit data over a differential backplane at clock speeds from 16 to 40MHz. It may also be used to drive data over Unshielded Twisted Pair (UTP) cable.

#### **USING THE DS92LV1021A**

The Serializer is an easy to use transmitter that sends 10 bits of parallel TTL data over a serial Bus LVDS link up to 400 Mbps. Serialization of the input data is accomplished using an onboard PLL which embeds two clock bits with the data.

### **POWER CONSIDERATIONS**

An all CMOS design of the Serializer makes it an inherently low power device. Additionally, the constant current source nature of the Bus LVDS outputs minimize the slope of the speed vs. I<sub>CC</sub> curve of CMOS designs.

#### **DIGITAL AND ANALOG POWER PINS**

Digital and Analog power supply pins should be at the same voltage levels. The user should verify that voltage levels at the digital and analog supply pins are at the same voltage levels after board layout and after bypass capacitors are added.

### **HOT INSERTION**

All Bus LVDS devices are hot pluggable if you follow a few rules. When inserting, ensure the Ground pin(s) makes contact first, then the VCC pin(s), and then the I/O pins. When removing, the I/O pins should be unplugged first, then the VCC, then the Ground.

#### TRANSMITTING DATA

Once the Serializer and Deserializer are powered up and running they must be phase locked to each other in order to transmit data. Phase locking can be accomplished by the Serializer sending SYNC patterns to the Deserializer, or by using the Deserializer's random lock capability. SYNC patterns are sent by the Serializer whenever SYNC1 or SYNC2 inputs are held high. The LOCK output of the Deserializer is high whenever the Deserializer is not locked. Connecting the LOCK output of the Deserializer to one of the SYNC inputs of the Serializer will specify that enough SYNC patterns are sent to achieve Deserializer lock.

While the Deserializer LOCK output is low, data at the Deserializer outputs (ROUT0-9) is valid except for the specific case of loss of lock during transmission.

## **RECOVERING FROM LOCK LOSS**

In the case where the Serializer loses lock during data transmission up to three cycles of data that was previously received can be invalid. This is due to the delay in the lock detection circuit. The lock detect circuit requires that invalid clock information be received 4 times in a row to indicate loss of lock. Since clock information has been lost it is possible that data was also lost during these cycles. When the Deserializer LOCK pin goes low, data from at least the previous three cycles should be resent upon regaining lock.

Lock can be regained at the Deserializer by causing the Serializer to resend SYNC patterns as described above.

Product Folder Links: DS92LV1021A



#### PCB CONSIDERATIONS

The Bus LVDS devices Serializer and Deserializer should be placed as close to the edge connector as possible. In multiple Deserializer applications, the distance from the Deserializer to the slot connector appears as a stub to the Serializer driving the backplane traces. Longer stubs lower the impedance of the bus increasing the load on the Serializer and lowers threshold margin at the Deserializers. Deserializer devices should be placed no more than 1 inch from the slot connector.

#### TRANSMISSION MEDIA

The Serializer and Deserializer are designed for data transmission over a multi-drop bus. Multi-drop buses use a single Serializer and multiple Deserializer devices. Since the Serializer can be driving from any point on the bus, the bus must be terminated at both ends. For example, a 100 Ohm differential bus must be terminated at each end with 100 Ohms lowering the DC impedance that the Serializer must drive to 50 Ohms. This load is further lowered by the addition of multiple Deserializers. Adding up to 20 Deserializers to the bus (depending upon spacing) will lower the total load to about 27 Ohms (54 Ohm bus). The Serializer is designed for DC loads between 27 and 100 Ohms.

The Serializer and Deserializer can also be used in point-to-point configuration of a backplane, PCB trace or through a twisted pair cable. In point-to-point configurations the transmission media need only be terminated at the receiver end. In the point-to-point configuration the potential of offsetting the ground levels of the Serializer vs. the Deserializer must be considered. Bus LVDS provides a plus / minus one volt common mode range at the receiver inputs.

### **PIN DIAGRAM**




Figure 10. DS92LV1021AMSA - Serializer



# **Serializer Pin Description**

Pin Name	I/O	No.	Description
DIN	I	3–12	Data Input. TTL levels inputs. Data on these pins are loaded into a 10-bit input register.
TCLK_R/F	I	13	Transmit Clock Rising/Falling strobe select. TTL level input. Selects TCLK active edge for strobing of DIN data. High selects rising edge. Low selects falling edge.
DO+	0	22	+ Serial Data Output. Non-inverting Bus LVDS differential output.
DO-	0	21	- Serial Data Output. Inverting Bus LVDS differential output.
DEN	I	19	Serial Data Output Enable. TTL level input. A low, puts the Bus LVDS outputs in TRI-STATE.
PWRDN	I	24	Powerdown. TTL level input. PWRDN driven low shuts down the PLL and TRI-STATEs the outputs putting the device into a low power sleep mode. This pin has an internal weak pull down.
TCLK	I	14	Transmit Clock. TTL level input. Input for 16 MHz–40 MHz (nominal) system clock.
SYNC	I	1, 2	Assertion of SYNC (high) for at least 1024 synchronization symbols to be transmitted on the Bus LVDS serial output. Synchronization symbols continue to be sent if SYNC continues asserted. TTL level input. The two SYNC pins are ORed.
DVCC	I	27, 28	Digital Circuit power supply. DVCC voltage level should be identical to the AVCC voltage level.
DGND	I	15, 16	Digital Circuit ground. Ground potential should be the same as AGND.
AVCC	I	17, 26	Analog power supply (PLL and Analog Circuits). AVCC voltage level should be identical to the DVCC voltage level.
AGND	I	18, 25, 20, 23	Analog ground (PLL and Analog Circuits). Ground potential should be the same as DGND.

# Truth Table<sup>(1)</sup>

	1141111410												
DIN (0-9)	TCLK_R/F	TCLK	SYNC1/SYNC2	DEN	PWRDN	DO+	DO-						
X	X	X	Χ	Х	0	Z	Z						
X	X	X	Χ	0	1	Z	Z						
X	X	SYSTEM CLK	1~	1	1	SYNC PTRN	SYNC PTRN*						
DATA	1		0	1	1	DATA (0-9)	DATA (0-9)*						
DATA	0		0	1	1	DATA (0-9)	DATA (0-9)*						
RI	RI-	RCLK_R/F	REFCLK	REN	PWRDN	RCLK	LOCK						
X	X	X	Χ	Χ	0	Z	Z						
X	X	X	Χ	0**	1	Z	Z						
SYNC PTRN	SYNC PTRN*	X	SYSTEM CLK	1	1	CLK	1†						
DATA (0-9)	DATA (0-9)*	1	SYSTEM CLK	1	1		0						
DATA (0-9)	DATA (0-9)*	0	SYSTEM CLK	1	1		0						

<sup>(1) ~</sup> Pulse 5-bits \* Inverted

Copyright © 2002–2013, Texas Instruments Incorporated

<sup>†</sup>Must be 1 before SYNC PTRN starts
\*\* Device must be locked first

## SNLS151G -OCTOBER 2002-REVISED APRIL 2013



# **REVISION HISTORY**

Cł	nanges from Revision F (April 2013) to Revision G	Pa	ıge
•	Changed layout of National Data Sheet to TI format		11





13-Sep-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS92LV1021AMSA	NRND	SSOP	DB	28	47	TBD	Call TI	Call TI	-40 to 85	DS92LV1021A MSA >B	
DS92LV1021AMSA/NOPB	ACTIVE	SSOP	DB	28	47	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	DS92LV1021A MSA >B	Samples
DS92LV1021AMSAX	NRND	SSOP	DB	28	2000	TBD	Call TI	Call TI	-40 to 85	DS92LV1021A MSA >B	
DS92LV1021AMSAX/NOPB	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	DS92LV1021A MSA >B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

13-Sep-2014


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2013


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS92LV1021AMSAX	SSOP	DB	28	2000	330.0	16.4	8.4	10.7	2.4	12.0	16.0	Q1
DS92LV1021AMSAX/NOP B	SSOP	DB	28	2000	330.0	16.4	8.4	10.7	2.4	12.0	16.0	Q1

www.ti.com 24-Apr-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS92LV1021AMSAX	SSOP	DB	28	2000	367.0	367.0	35.0
DS92LV1021AMSAX/NOP B	SSOP	DB	28	2000	367.0	367.0	38.0

# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>