# PD69104B1/F Datasheet 4-Port PoE Manager

**March 2018** 





# **Contents**

1	Revis	sion History	1
	1.1	Revision 2.0	1
	1.2	Revision 1.5	1
	1.3	Revision 1.4	1
	1.4	Revision 1.3	1
	1.5	Revision 1.2	1
	1.6	Revision 1.1	1
	1.7	Revision 1.0	1
2	Prod	uct Overview	2
	2.1	Features	2
	2.2	Typical Application	3
3		tional Descriptions	
	3.1	Internal Block Diagram	
	3.2	Logic Main Control Module	
	3.3	Line Detection Generator	
	3.4	Classification Generator	4
	3.5	Current Limiter	5
	3.6	Main MOSFET	
	3.7	IC and Port Parameters Monitoring	5
	3.8	Power-on Reset (PoR)	5
	3.9	Voltage Regulator	5
	3.10	Clock (CLK)	5
	3.11	I <sup>2</sup> C Address Selection	5
	3.12	Mode of Operation	6
	3.13		
	3	3.13.1 Address Phase	
		3.13.2 Data Phase	
		I <sup>2</sup> C High-Level Layer	
		3.14.1 Byte/Word Read/Write Transaction	
	3	3.14.2 Successive Read/Write Transaction	
	3	3.14.3 Read Byte Transaction	
	3	3.14.4 Broadcast Support	
	3	3.14.5 Timeout Mechanism	8
	3	3.14.6 I <sup>2</sup> C Timing Constraints	9
		UART Communication Functional Description	
	3	3.15.1 The Physical Layer	
	3	3.15.2 Broadcast Support	. 11



	3	.15.3 Auto Baud Rate Learning	. 11
	3	.15.4 Timeout Mechanisms	. 12
4	Electi	rical Specifications	13
	4.1	Electrical Characteristics	. 13
	4	.1.1 Typical Power Dissipation Information	. 15
	4.2	Dynamic Characteristics	. 15
	4.3	Absolute Maximum Ratings	. 17
5	Pin D	escriptions	18
6	Packa	age Information	22
	6.1	Package Outline Drawing	. 22
	6.2	Thermal Specifications	. 22
	6.3	RoHS and Solder Reflow Information	. 23
	6.4	Tape and Reel Packaging Information	. 24
7	Appli	cation Information	27
	7.1	Line Detection	. 27
	7.2	Legacy (Cap) Detection	. 27
	7.3	Classification	. 27
	7.4	Port Startup	. 27
	7.5	Over-Load Detection and Port Shut Down	. 28
	7.6	Disconnect Detection	. 28
	7.7	Over-temperature Protection	. 28
	7.8	V MAIN Out of Range Protection	. 28
	7.9	Serial EEPROM Load Mechanism	. 28
	7.10	Reset Mechanism	. 31
8	Orde	ring Information	. 32



# 1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

#### 1.1 **Revision 2.0**

Revision 2.0 was published in March 2018. The following is a summary of the changes in revision 2.0 of this document.

- The ordering information table was updated. For more information about the ordering information, see Ordering Information (see page 32).
- Mode of operation was modified. for more information, see Mode of Operation (see page 6).
- LED information in 4 pair pin modes were updated. For more information, see Table 4 (see page 13)

#### **1.2** Revision **1.5**

Revision 1.5 was published in November 2015. The following is a summary of the changes in revision 1.5 of this document.

- The 4 pair mode pin was updated. For more information, see Table 4 (see page 13).
- The serial EEPROM load mechanism section was updated. For more information, see Serial EEPROM Load Mechanism (see page 27).

#### 1.3 Revision 1.4

Revision 1.4 was published in July 2015. In revision 1.4 of this document, the typical application section was updated. For more information, see Typical Application (see page 3).

#### **1.4** Revision **1.3**

Revision 1.3 was published in November 2013. The following is a summary of changes in revision 1.3 of this document.

- The current set signal was updated. For more information, see Table 4 (see page 13).
- The LED description in 4 pair mode information was updated. For more information, see Table 4 (see page 13).

#### **1.5** Revision **1.2**

Revision 1.2 was published in June 2013. In revision 1.2 of this document, general updates were added.

#### 1.6 **Revision 1.1**

Revision 1.1 was published in March 2013. In revision 1.1 of this document, full-temperature range P/N information was added.

#### 1.7 **Revision 1.0**

Revision 1.0 was published in December 2012. It was the first publication of this document.



#### 2 Product Overview

Microsemi's PD69104B1/F Power over Ethernet (PoE) Manager enables network devices to share power and data over a single cable. PD69104B1/F PoE-Manager chip is employed by both Ethernet switches and midspans. The device integrates power, analog circuitry, and state-of-the-art control logic into a single 48-pin plastic quad flat no-leads (QFN) package.

PD69104B1/F device is a four-port, mixed-signal, high-voltage PoE Manager. PD69104B1/F supports the following modes of operation.

- MSCC extended auto mode—A stand-alone mode in which the PD69104B1/F detects IEEE 802.3AF-2003 compliant powered devices (PDs) and IEEE 802.3AT-2009 high-power devices, ensuring safe power feeding and disconnection of ports based on a power management algorithm while employing a minimum of external components.
- Semi auto mode—Allows the host to control which devices are powered and which are not, as well as communicate with PD69104B1/F and configuring it.

PD69104B1/F executes all real time functions as specified in IEEE 802.3AF-2003 (AF) and IEEE 802.3AT high power (AT) standards. This includes load detection, AF and AT classifications. In addition, the PD69104B1/F device features Multiple Classification Attempts (MCA) port status monitoring.

PD69104B1/F supports detection of legacy/pre-standard PD devices. It also provides PD real-time protection through the following mechanisms: overload, under-load, over-voltage, over-temperature, and short-circuit. PD69104B1/F supports supply voltages between 44 V and 57 V, with no need for additional power supply sources, and has built-in thermal protection.

PD69104B1/F is a low-power device that uses internal MOSFETs and external 0.36  $\Omega$  sense resistors.

PD69104B1/F is available in a 48 lead, 8 mm × 8 mm QFN package.

#### 2.1 Features

- Supports IEEE 802.3AF and IEEE 802.3AT, including two-event classifications
- MSCC extended auto and semi auto
- Supports pre-standard PD detection
- Supports Cisco device detection
- Single DC voltage input (44 V to 57 V)
- Wide temperature range: −10 °C to 85 °C
- PD69104B1/F version covering –40 °C to 85 °C
- Low-power dissipation (0.36 Ω sense resistor)
- Drives independent 4/2-pairs power port
- Supports Extended PoE Protocol and Register Map
- Includes two selectable communication modes (I<sup>2</sup>C and UART)
- Includes reset command pin integrated with an RPD/MRPD mechanism
- Continuously monitoring port and system data
- Parameter setting using input pins
- Parameters setting from external serial EEPROM device
- Built-in dynamic power management and emergency power management mechanisms with 3 x power supply power-good pins
- Power soft start mechanism
- On-chip thermal protection
- On-chip continual thermal monitoring
- Voltage/current and temperature monitoring/protection
- Built-in 3.3 V and 5 V regulators
- Internal power on reset
- MSL 3
- RoHS compliant




# 2.2 Typical Application

The following illustration shows a typical application with a simple plug and play PoE solution for a single Ethernet port, switch, or hub.

Plug the positive (POS) and negative (NEG) signals into the RJ45 switch jack.

Figure 1 • Typical Application



**Note:** Fuses per port are not required for use in circuits with total power level of up to 3 kW, as the PD69104B1/F designed to fulfill limited power source (LPS) requirements per the latest editions of IEC60950-1 and EN60950-1.

For more information on detailed schematics of application and layout recommendations, contact your local Microsemi account representative.




# 3 Functional Descriptions

The following sections describe the functions of the PD69104B1/F device.

#### 3.1 Internal Block Diagram

The following illustration shows the internal block diagram for the PD69104B1/F device.

Figure 2 • Internal Block Diagram



# 3.2 Logic Main Control Module

The logic main control block includes the digital timing mechanisms and the state machines, synchronizing and activating the following PoE functions.

- Real-time protection (RTP)
- Start-up macro (DVDT)
- Load-signature detection (RES DET)
- Classification macro (CLASS)
- Voltage and current monitoring registers (VMC)
- ADC interfacing
- Direct digital signals with analog block

#### 3.3 Line Detection Generator

Upon request from the main control module, the line detection generator creates four different voltage levels. Thus, it ensures robust AF/AT line detection functionality.

#### 3.4 Classification Generator

Upon request from the main control module, the state machine applies regulated class event and mark event voltages to the ports, as required by the IEEE standard.



#### 3.5 Current Limiter

This circuit continuously monitors the current of the powered ports and limits it to a specific value, according to predefined limits set using the Current\_Set pin. In case the current exceeds this specific level, the system starts measuring the elapsed time. If this period is longer than the preset threshold, the port is disconnected.

#### 3.6 Main MOSFET

Main power switching FET is used for controlling the PoE current that streams into the load.

#### 3.7 IC and Port Parameters Monitoring

A 10-bit analog-to-digital converter is used for converting analog signals into digital registers.

- IC main voltage monitoring—The chip main voltage is sampled every 1 mS. Each measurement is an average of four consecutive ADC measurements and stored in the relevant register. The main voltage measurement resolution is 5.835 mV/count ±5%.
- IC thermal monitoring—The PD69104B1/F contains a thermal sensor that is sampled to register every 1 mS so the PD69104B1/F die temperature can be monitored at all time.
- Port current/voltage monitoring—After the ports start to deliver the power the current/voltage is sampled every 1 mS on each port. Each measurement is an average of four consecutive ADC measurements and stored in the relevant register. Current measurement resolution is 122.07 μA /count ±5% and voltage measurement resolution is 5.835 mV/count ±5% (refer to the PD69104B1/F User Guide register map document for more details).

# 3.8 Power-on Reset (PoR)

This element monitors the internal 3.3 V<sub>DC</sub> levels. If this voltage drops below specific thresholds, a reset signal is generated and the PD69104B1/F is reset.

# 3.9 Voltage Regulator

The voltage regulator generates 3.3  $V_{DC}$  and 5  $V_{DC}$  for the internal circuitry. These voltages are derived from the  $V_{main}$  supply.

# 3.10 Clock (CLK)

This is an internal 8 MHz CLK oscillator.

#### 3.11 I<sup>2</sup>C Address Selection

The following table lists the I2C address selection for the PD69104B1/F device.

Table 1 • I2C Address Selection

CONST Bits	ADDR3 Slave 1 Bit	ADDR2 Slave 0 Bit	ADDR1 ID1 Bit	ADDRO IDO Bit	I <sup>2</sup> C/UART Address
010	0	0	0	0	0100000b
010	0	0	0	1	0100001b
010	0	0	1	0	0100010b
010	0	0	1	1	0100011b
010	0	1	0	0	0100100b
010	0	1	0	1	0100101b
010	0	1	1	0	0100110b
010	0	1	1	1	0100111b
010	1	0	0	0	0101000b



CONST Bits	ADDR3 Slave 1 Bit	ADDR2 Slave 0 Bit	ADDR1 ID1 Bit	ADDRO IDO Bit	I <sup>2</sup> C/UART Address
010	1	0	0	1	0101001b
010	1	0	1	0	0101010b
010	1	0	1	1	0101011b
010	1	1	0	0	0101100b
010	1	1	0	1	0101101b
010	1	1	1	0	0101110b
010	1	1	1	1	0101111b

Address 0000000b is the global address in extended mode operation I<sup>2</sup>C (MODE<1:0>='00').

Address 0110000b is the global address in semi-auto mode operations (MODE<1:0>='01' or '11').

All the slaves respond to the global address.

Avoid global read transactions.

Address 0001100b is used for extended PoE address (alert response address) in semi-auto mode operations.

When reading from this alert response address, only slaves that assert the Int\_out pin will send bytes that consist of their own addresses.

# 3.12 Mode of Operation

The following table lists the modes of operation for the PD69104B1/F device.

Table 2 • Mode of Operation

Mode 1	Mode 0	Mode	Comm to the IC	Functionality	Remarks
0	0	MSCC extended auto mode	I <sup>2</sup> C or UART (see COMM_MODE pin)	Fully autonomous operation without a need for Host Controller (MCU). This mode supports extended registers map.  Default operation—with no interrupt function (interrupt can be enabled by communication command).	I <sup>2</sup> C or UART Protocol to host with extended register map and power management (PM) support.
0	1	Semi- auto mode	I <sup>2</sup> C or UART (see COMM_MODE pin)	Host should manage the ports.	I <sup>2</sup> C Protocol to host.


# 3.13 I<sup>2</sup>C Communication Functional Description

The following illustration shows the  $I^2C$  communication format of the data write/read access for the PD69104B1/F device.




Figure 3 • Packet Structure


#### Write cycle (and write after write)



#### Read cycle (change of direction)



# Short Read (starting from register 0×00)



#### 3.13.1 Address Phase

This phase, is common to both read and write accesses.

- Both accesses (read and write) begin with a START indication.
- The address of the slave is following the START indication. In case of a miss match, the slave ignores the rest of the access and waits for the 'STOP' indication to close the current access. However, in case the slave address matches, the next bit indicates the type of the access (read or write).
- The matched slave acknowledges the first byte.
- The following byte is the internal register address. The slave should acknowledge the byte.

#### 3.13.2 Data Phase

In this phase the read and write accesses behave differently.


- Write access
  - Byte of write data is transmitted to the slave; the slave acknowledges it.
  - A stop indication from the master closes the current access.
- Read access
  - Another command byte is received, comprised of the slave address and the real command type (in this case read). The slave acknowledges the byte.
  - At this stage, the master is ready to continue the communication and to sample the read data; hence, the read data must be ready on the next rise of the clock pulse.
  - A byte of data is transmitted to the master; the master acknowledges it.



#### 3.14 I<sup>2</sup>C High-Level Layer

The following diagram describes the supported I<sup>2</sup>C high-level packet structure.

Figure 4 • High-Level Packet Structure



# 3.14.1 Byte/Word Read/Write Transaction

- The first byte is the control byte that consists of the chip address and a read/write operation indication.
- The second byte is the internal chip's address register.
- The following bytes/words are data bytes. In case of a read operation, they are read from the slave, and in case of a write operation, they are written to the slave.

#### 3.14.2 Successive Read/Write Transaction

- The master can continue sending bytes that the slaves write, or continue receiving data from a slave during the address phase.
- The slave will continue to send/receive data bytes from/to the master until a 'stop bit' is asserted by the master.
- Each byte received by the slave (or each byte to be read from the registers) is received from the next register address (each byte address is increased by 1).

#### 3.14.3 Read Byte Transaction

The slave supports a 'send byte' transaction.

- 1. The master begins with a start bit. The following byte consists of the chip address and a read bit.
- 2. If the chip address is correct, the slave acknowledges the byte and immediately (at the next sck phase) sends a data byte from a constant address (addr 7'h00).
- 3. A send byte transaction continues with successive read transactions (address 1, address 2, and so on) until the master asserts a stop bit.

#### 3.14.4 Broadcast Support

All slaves answer a general address sent by the master. In case of semi-auto modes, the general address is 7'h30, and in case of MSCC Extended Auto mode, the general address is 7'h0.

The broadcast is for master writing only; read access is ignored in a broadcast transaction.

#### 3.14.5 Timeout Mechanism

The  $l^2C$  has an internal counter of 14 ms. The counter resets each time the SCL rises or falls. If the SCL is "stuck" for 14 ms, the  $l^2C$  returns to IDLE state and transaction is ignored (the timeout mechanism is active between the start bit and the stop bit).



#### 3.14.6 I<sup>2</sup>C Timing Constraints

The following table lists the characteristics of the SDA and SCL bus lines for F/A-mode I2C-bus.

Table 3 • Characteristics of the SDA and SCL Bus Lines for F/A-Mode I2C-Bus

Parameter	Symbol	Standard N	1ode	Fast Mode		Unit
		Min	Max	Min	Max	
SCL clock frequency	fscl	0	100	0	400	kHz
Hold time (repeated) START condition.  After this period, the first clock pulse is generated	thd;sta	4.0		0.6		μs
LOW period of the SCL clock	tıow	4.7		1.3		μs
HIGH period of the SCL clock	tнібн	4.0		0.6		μs
Set-up time for a repeated START condition	tsu;sta	4.7		0.6		μs
Data hold time: for CBUS compatible masters for I <sup>2</sup> C-bus devices	thd;dat	5.0 0¹	3.45 <sup>2</sup>	01	0.9 <sup>2</sup>	μs
Data set-up time	tsu;sta	250		100 <sup>3</sup>		ns
Rise time of both SDA and SCL signals	tr		1000	20 + 0.1Cb <sup>4</sup>	300	ns
Fall time of both SDA and SCL signals	tf		300	20 + 0.1Cb4	300	ns
Set-up time for STOP condition	tsu;sто	4.0		0.6		μs
Bus free time between a STOP and START condition	tBUF	4.7		1.3		μs
Capacitive load for each bus line	Сь		400		400	pF
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>nL</sub>	0.1 V <sub>DD</sub>		0.1 V <sub>DD</sub>		V
Noise margin at the HIGH level for each connected device (including hysteresis)	VnH	0.2 V <sub>DD</sub>		0.2 V <sub>DD</sub>		V

<sup>1.</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (refers to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of the SCL.

Note: All values refer to VIHmin and VILmax levels (see Electrical Characteristics (see page 13)).

<sup>2.</sup> The maximum tHD;DAT has to be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.


<sup>3.</sup> A fast mode I2C bus device can be used in a standard mode I2C bus system, but the requirement tSU;DAT <sup>3</sup> 250 ns must then be met. This is in case the device does not stretch the LOW period of the SCL signal.

<sup>4.</sup> If the device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + tSU; DAT = 1000 ns + 250 ns = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCL line can be released.



The following illustration shows the definition of timing for F/S-mode devices on the I2C-bus.

Figure 5 • Definition of Timing for F/S-mode Devices on the I2C-bus



#### 3.15 UART Communication Functional Description

The UART is supported by the PD69104B1/F platform to allow communication between PD69104B1/F IC's and an external host. The PD69104B1/F platform supports UART only as a slave. The following is a list of features for the UART communication mode.


- Slave mode
- Supports 4,800 to 115,200 Baud rate, auto-learning mechanism
- Supports 8-bit address
- Supports 8-bit data access
- Supports general broadcast transmission
- 8N1
  - 8-bits data
  - No parity
  - 1 stop bit
- Frame transaction—header, payload, and suffix
- Timeout mechanism (timeout for frame and per byte)
- No successive read/write—one transaction per register (read/write)
- Half-duplex implementation—Rx starts after Tx ends
- A filter for glitches cancelling on the RX pin

#### 3.15.1 The Physical Layer

The UART protocol has two data lines; the Rx, from where PD69104B1/F receives its data, and the Tx, where data is transmitted. UART is a byte protocol in which every byte starts with a start bit and ends with a stop bit.

The following illustration shows the UART read/write frame.

Figure 6 • UART Read/Write Frame




The data is sent in a constant frame in order to be synchronized.




The following illustration shows the master's read packet structure.

Figure 7 • Master's Read Packet Structure



The following illustration shows the master's write packet structure.

Figure 8 • Master's Write Packet Structure



#### 3.15.2 Broadcast Support

All slaves answer a general address sent by the master. The general address is 7'h0.

Broadcast is for master writing only—read accesses are ignored in a broadcast transaction.

#### 3.15.3 Auto Baud Rate Learning


PD69104B1/F has a self-learning baud rate mechanism that allows synchronizing all PD69104B1/F slaves to the master's "real" baud rate and thus working with a higher baud rate.


The first byte received by the slave is 8'hAA. At the rising or falling edge of each bit, an 8 MHz counter starts counting the bit width (in a 125 ns resolution). The average width of the 8 header bits is the actual bits rate. By using this mechanism, PD69104B1/F slaves can be synchronized with the master and set back data at that rate. The header is a preamble bit that facilitates synchronization.



The following illustration shows the header bit width.

Figure 9 • Header Bit Width






#### 3.15.4 Timeout Mechanisms

The UART protocol has a frame timeout mechanism. This mechanism has the following two purposes.

- Distinguishing between the frame's suffix of 8'f5 and a payload byte with the same value. The mechanism identifies a frame suffix only when it arrives as 2 bytes in a read access or as 4-bytes in a write access; otherwise it is treated as a data byte.
- Preventing UART communication from getting stuck. A 1-second timeout counter is activated beginning with a start frame (the end of header byte) till a suffix arrival. If a suffix byte does not arrive within that time the transaction is ignored and the slave moves into an IDLE state.

The following illustration shows the timeout mechanism.

Figure 10 • Timeout Mechanism





# 4 Electrical Specifications

The following sections describe the electrical specifications of the PD69104B1/F device.

#### **4.1** Electrical Characteristics

Unless otherwise specified under conditions, the following Min and Max ratings apply over the entire specified operating ratings of the device.

The following table lists the power supply for the PD69104B1/F device.

**Table 4 ● Power Supply** 

Symbol	Parameter	Test Conditions/Comment	Min	Тур	Max	Units
VMAIN	Input voltage	Supports full IEEE 802.3 functionality	44	55	57	VDC
<b>I</b> MAIN	Power supply current at operating mode	V <sub>MAIN</sub> = 55 V		10		mA
V <sub>AUX5</sub>	5 V output voltage		4.5	5	5.5	VDC
<b>V</b> AUX3P3	3.3 V output voltage		2.97	3.3	3.63	VDC
	3.3 V output current	Without external NPN			5	mA
	-	With external NPN transistor on V			30	mA
	3.3 V input voltage	REG_EN_N pin= 3.3 V	3	3.3	3.6	VDC
		(internal reg. is disabled) VAUX3P3_INT pin=5 V				

The following table lists the PoR for the PD69104B1/F device.

Table 5 • PoR

Symbol	Parameter	Test Conditions/Comment	Min	Тур	Max	Units
	Threshold		2.575	2.775	2.975	VDC
	Hysteresis		0.2	0.25	0.3	V <sub>DC</sub>
	Delay		10	50	100	μS

The following table lists the digital I/O for the PD69104B1/F device.

Table 6 • Digital I/O

Symbol	Parameter	Test Conditions/Comment	Min	Тур	Max	Units
VIH	Input logic high threshold		2			VDC
VIL	Input logic low threshold				0.8	VDC
	Input hysteresis voltage		0.4	0.6	0.8	V <sub>DC</sub>
Ін	Input high current		-10		10	μΑ
Iπ	Input low current		-10		10	μΑ
Vон	Output high voltage	For IoH = -1 mA	2.4			VDC
Vol	Output low voltage	Iон = 1 mA			0.4	V <sub>DC</sub>



The following table lists the PoE load currents for the PD69104B1/F device.

**Table 7 • PoE Load Currents** 

Symbol	Parameter	Test Conditions/Comment	Min	Тур	Max	Units
AT_LIM_LOW	AT limit mode	Tested with sense resistance= $0.366 \Omega$	706	722	767	mA
	=	$(R_{sense} + traces = 0.36 \Omega + 6 mΩ = 0.366 \Omega)$	847	874	919	mA
	=	connected at port_sense pin	537		1200	mA
AT_LIM_HIGH	AF limit mode	_	410	425	448	mA
AT configurable	PoE tech high- power port	_	808	850	892	mA

The following table lists the main power switching FET for the PD69104B1/F device.

**Table 8 • Main Power Switching FET** 

Symbol	Parameter	Test Conditions/Comment	Min	Тур	Max	Units
Rdson	On resistance			0.3		Ω
	Internal thermal protection threshold			200		°C

The following table lists the line detection for the PD69104B1/F device.

**Table 9 • Line Detection** 

Symbol	Parameter	<b>,</b>		Тур	Max	Units
	Range	According to IEEE 802.3 standard	19		26.5	ΚΩ

The following table lists the classification for the PD69104B1/F device.

**Table 10 • Classification** 

Symbol	Parameter	Test Conditions/Comment	Min	Тур	Max	Units
	Class event output voltage	Measured between V <sub>MAIN</sub> and V <sub>PORT_NEG</sub> pins	16.5	18	19.5	V <sub>DC</sub>
	Mark event output voltage	Measured between V <sub>MAIN</sub> and V <sub>PORT_NEG</sub> pins	7.5	8.5	9.5	VDC

The following table lists the LED 0 to 3, MAX\_LED drivers for the PD69104B1/F device.

Table 11 • LED 0 to 3, MAX\_LED Drivers

Parameter	Test Conditions/Comment	Min	Тур	Max	Units
Current	Measured between VMAIN and VPORT_NEG		3	5	mA
		Current Measured between V <sub>MAIN</sub> and V <sub>PORT_NEG</sub>	Current Measured between V <sub>MAIN</sub> and V <sub>PORT_NEG</sub>	Current Measured between V <sub>MAIN</sub> and V <sub>PORT_NEG</sub> 3	Current Measured between V <sub>MAIN</sub> and V <sub>PORT_NEG</sub> 3 5



The following table lists the three states analog input pins (current set, comm\_mode) for the PD69104B1 /F device.

Table 12 • Three States Analog Input Pins (Current Set, Comm\_Mode)

Symbol	Parameter	Test Conditions/Comment	Min	Тур	Max	Units
	High-level input voltage		80%			VDC
			$V_{\text{AUX3P3}}$			
	Open	Not connected	40%		60%	VDC
			$V_{\text{AUX3P3}}$		$V_{\text{AUX3P3}}$	
	Low-level input voltage				20%	V <sub>DC</sub>
					V <sub>AUX3P3</sub>	

#### 4.1.1 Typical Power Dissipation Information

The following table lists the typical power dissipation information for the PD69104B1/F device.

#### Table 13 • Typical Power Dissipation Information

# Typical Power Dissipation Information $R_{sense}$ Power Dissipation: $0.36 \Omega \times I_{port^2}$ $R_{ds\_oN}$ Power Dissipation: $0.3 \Omega \times I_{port^2}$ $P_{port\_AF} = 15.4 \text{ W} ==> \text{Port Power Dissipation at } R_{sense} = 37 \text{ mW } (320 \text{ mA})$ Port Power Dissipation at $R_{ds\_oN} = 31 \text{ mW } (320 \text{ mA})$

Port Power Dissipation at  $R_{ds\_ON} = 108 \text{ mW}$  (600 mA)

Pport\_AT = 30 W ==> Port Power Dissipation at Rsense= 130 mW (600 mA)

#### Using Internal 3.3 V regulator

Typical PD69104B1/F self power dissipation (including internal regulations) = 0.5 W (50 V)

Typical PD69104B1/F at 4  $\times$  Port AF application power dissipation = 0.5 W + 4  $\times$  31 mW + 4  $\times$  37 mW = 0.77 W

Typical PD69104B1/F at 4 × Port AT application power dissipation = 0.5 W + 4 x 108 mW + 4 × 130 mW = 1.45 W

#### Using External 3.3 V regulator

Typical PD69104B1/F self power dissipation (external 3.3 V source) = 0.25 W (50 V)

Typical PD69104B1/F at 4 × Port AF application power dissipation = 0.25 W + 4 x 31 mW + 4 × 37 mW = 0.52 W

Typical PD69104B1/F at 4 × Port AT application power dissipation = 0.25 W + 4 x 108 mW + 4 × 130 mW = 1.2 W

#### 4.2 Dynamic Characteristics

PD69104B1/F utilizes three current level thresholds (Imin, Icut, Ilim) and three timers (Tmin, Tcut, Tlim).

- Loads that consume I<sub>IIm</sub> current for more than T<sub>IIm</sub> are labeled as 'short circuit state' and are shutdown.
- Loads that dissipate more than lcut for longer than Tcut are labeled as 'overloads' and are shutdown.
- If output power is below Imin for more than Tmin, the PD is labeled as 'no-load' and is shutdown.

Automatic recovery from overload and no-load conditions is attempted every Tovlrec period (typically 1 second). Output power is limited to I<sub>lim</sub>, which is the maximum peak current allowed at the port.



The following table lists the operational mode parameters.

**Table 14 • Operational Mode Parameters** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Tudlrec	Automatic recovery from no-load shutdown	Measured from port shutdown point (can be modified through control port)		1		S
	Cutoff timers accuracy	Typical accuracy of T <sub>cut</sub>		2		ms
Inrsh	Inrush current	For t= 50 ms, C <sub>load</sub> = 180 μF max.	400		450	mA
Iport	Output current operating range	Continuous operation after startup period	10		725	mA
P <sub>port</sub>	Output power available, operating range	Continuous operation after startup period at port output	0.57		36	W
l <sub>min1</sub>	Off-mode current	Must disconnect where T is greater than Tuvl	0		5	mA
	-	May or may not disconnect where T is greater than Tuvl	5	7.5	10	mA
lmin2	PD power maintenance request drop-out time limit	Buffer period to handle transitions	300		400	ms
Трмдо	Overload time limit		50		75	ms
TovL	Turn-on rise time	From 10% to 90% of V <sub>port</sub>	15			μs
		(specified for PD load consisting of 100 $\mu\text{F}$ capacitor parallel to 200 $\Omega$ resistor)				
Trise	Turn-off time	From V <sub>port</sub> to 2.8 V <sub>DC</sub>			500	ms
Toff	Time maintain power signature	DC modulation time for DC disconnect		49		ms

The following table lists the IEEE 802.3AT mode parameters.

Table 15 • IEEE 802.3AT Mode Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Tudlrec	Automatic recovery from no-load shutdown	Measured from port shutdown point (can be modified through control port)		1		S
	Cutoff timers accuracy	Typical accuracy of T <sub>cut</sub>		2		ms
Inrsh	Inrush current	For t= 50ms, C <sub>load</sub> = 180µF max.	400		450	mA
Iport	Output current operating range	Continuous operation after startup period	10		725	mA
P <sub>port</sub>	Output power available, operating range	Continuous operation after startup period at port output	0.57		36	W
lmin1	Off-mode current	Must disconnect where T is greater than Tuvl	0		5	mA
	-	May or may not disconnect where T is greater than Tuvi	5	7.5	10	mA



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
lmin2	PD power maintenance request drop-out time limit	Buffer period to handle transitions	300		400	ms
Трмдо	Overload time limit		50		75	ms
Tovl	Turn-on rise time	From 10% to 90% of V <sub>port</sub>	15			μs
		(Specified for PD load consisting of $100\mu F$ capacitor parallel to $200~W$ resistor)				
Trise	Turn-off time	From V <sub>port</sub> to 2.8 V <sub>DC</sub>			500	ms
Toff	Time maintain power signature	DC modulation time for DC disconnect		49		ms

# 4.3 Absolute Maximum Ratings

The following table lists the absolute maximum ratings for the PD69104B1/F device.

**Table 16 • Absolute Maximum Ratings** 

Parameter	
Supply input voltage (V <sub>MAIN</sub> )	-0.3 Vpc to 74 Vpc
Port_Neg [07] pins	-0.3 Vpc to 74 Vpc
LED pins	-0.3 Vpc to 74 Vpc
Port_Sense[07] pins	-0.3 Vpc to 3.6 Vpc
QGND, GND pins	-0.3 Vpc to 0.3 Vpc
Vauxs, DRV_VAUX5	-0.3 Vpc to 5.5 Vpc
All other pins	-0.3 Vpc to 3.6 Vpc
PD69104B1 operating ambient temperature range	–10 °C to +85 °C
PD69104B1F operating ambient temperature range	–40 °C to 85 °C
Maximum operating junction temperature	160 °C
ESD protection at all I/O pins	JESD22 Class 1C HBM (±2 KV)
Storage temperature range	−65 °C to 150 °C

**Note:** Exceeding these ratings can cause damage to the device. All voltages are with respect to ground. Currents are marked positive when flowing into specified terminals and marked negative when flowing out of specified terminals.




# **5** Pin Descriptions

The PD69104B1/F device has 48-pins, which are described in this section.

The following illustration shows the top view of the PD69104B1/F pin configuration and pinout.

Figure 11 • PD69104B1/F Pin Configuration and Pinout



**Note:** RoHS/Pb-free 100% matte tin finish. PD69104B1 for -10 °C to 85 °C operating ambient temperature range. PD69104B1/F for -40 °C to 85 °C operating ambient temperature range.

The following table lists the functional pin descriptions for the PD69104B1/F device.

**Table 17 • Pin Descriptions** 

Pin	Pin Name	Pin Type	Description
0	PAD	Analog GND	Exposed PAD: connect to analog ground (AGND). A decent ground plane should be deployed around this pin whenever possible (refer to PD69104B Layout Design Guidelines).
1	RESET_N <sup>1</sup>	Digital input	Reset input – active low ('0'= reset) This pin is also used for RPD/MRPD function.
2	ADDR0	Digital input	Address bus for setting the address of the chip. See Table 1 (see page 5).
3	ADDR1	Digital input	Address bus for setting the address of the chip. See Table 1 (see page 5).
4	ADDR2	Digital input	Address bus for setting the address of the chip. See Table 1 (see page 5).
5	ADDR3	Digital input	Address bus for setting the address of the chip. See Table 1 (see page 5).



Pin	Pin Name	Pin Type	Description
6	AGND	Power	Analog ground
7	LED 0	Open drain output	Port 0 LED indication – active low ('0' = LED on). See Table 22 (see page 29).
8	LED 1	Open drain output	Port 1 LED indication – active low ('0' = LED on). See Table 22 (see page 29).
9	PORT_SENSE0	Analog input	Sense resistor port input (connected to 0.36 $\Omega,$ 1% resistor to QGND with ~6 m $\Omega$ trace for measurements accuracy).
10	VPORT_NEG0	Analog I/O	Negative port output
11	PORT_SENSE1	Analog input	Sense resistor port input (connected to 0.36 $\Omega$ , 1% resistor to QGND with ~6 m $\Omega$ trace for measurements accuracy).
12	VPORT_NEG1	Analog I/O	Negative port output
13	REG_EN_N/NC	Analog I/O	An input pin that enables control of the 3.3 $V_{DC}$ internal regulator. Disables internal 3.3 $V_{DC}$ regulator in case external 3.3 $V_{DC}$ is used to supply the chip.
			If connected to GND or unconnected, internal regulator is enabled. If connected to 3.3 $V_{\text{DC}}$ , internal regulator is disabled.
14	NC	Analog I/O	A test pin used only during production. Keep unconnected.
15	VMAIN	Power	Supplies voltage for the internal analog circuitry. A 1 $\mu$ F (or higher) low ESR bypass capacitor, connected to AGND, should be placed as close as possible to this pin through low resistance traces.
16	VAUX5	Power	Regulated 5 $V_{DC}$ output voltage source, needs to be connected to a filtering capacitor of 4.7 $\mu$ F or higher.  If an external NPN is used to regulate the voltage, connect this pin to the emitter (the
			collector should be connected to V <sub>MAIN</sub> ).
17	DRV_VAUX5	Power	Driven outputs for 5 $V_{DC}$ external regulations. In case internal regulation is used, connect to pin 16.
			In case an external NPN is used to regulate the voltage, connect this pin to the Base.
18	AGND	Power	Analog ground
19	VAUX3P3_INT	Power	In case internal 3.3 Vpc regulator is used, connected to Vauxapa (pin 20).
			In case external 3.3 V <sub>DC</sub> regulator is used, connect to VAUX5 (pin 16).
20	VAUX3P3	Power	Regulated 3.3 $V_{\text{DC}}$ output voltage source. A 4.7 $\mu\text{F}$ or higher filtering capacitor should be connected between this pin and AGND.
			When an external 3.3 $\ensuremath{V_{\text{DC}}}$ regulator is used, connect it to this pin to supply the chip.
21	QGND	Power	Quiet analog ground
22	IREF	Analog input	A reference resistor pin. A 30.1 k $\Omega$ , 1% resistor should be connected between this pin and QGND.
23	TRIM	Test input	Trimming input for IC production. Should be connected to VAUX3P3.
24	MAX_LED	Open drain output	MAX LED analog output. Indicates the device has exceeded maximum power budget. See Table 22 (see page 29).



Pin	Pin Name	Pin Type	Description
25	VPORT_NEG3	Analog I/O	Negative port output
26	PORT_SENSE3	Analog input	Sense resistor port input (connected to 0.36 $\Omega$ , 1% resistor to QGND with ~6 m $\Omega$ trace for measurements accuracy).
27	VPORT_NEG2	Analog I/O	Negative port output
28	PORT_SENSE2	Analog input	Sense resistor port input (connected to 0.36 $\Omega$ , 1% resistor to QGND with ~6 m $\Omega$ trace for measurements accuracy).
29	LED 3	Open drain output	Port 3 LED indication – active low ('0' = LED on). See Table 22 (see page 29).
30	LED 2	Open drain output	Port 2 LED indication – active low ('0' = LED on). See Table 22 (see page 29).
31	AGND	Power	Analog ground
32	4 pairs mode	Analog input	2 state input pin. Select 4 pairs mode:  • "0" (GND) - 4 ports of 2 pairs. • "1" (VCC) - 2 ports of 4 pair.
33	Current_SET	Analog input	<ul> <li>3 state input pin, used for selecting output current and AF/AT mode:</li> <li>"0" (AGND) – AF mode</li> <li>"open" (N.C) – Low AT mode 600mA</li> <li>"1" (V<sub>DD</sub>) – High AT mode 720mA</li> </ul>
34	COMM_MODE	Analog input	<ul> <li>3 state input pin communication. Following options are available:</li> <li>"0" (AGND) – UART active</li> <li>"open" (N.C) – E2PROM connected and I2C active if connected. In this case within 2PROM Register 0x7E (SYS_CFG) bit 5 (i2c_en) should be set to "1".</li> <li>"1" (VDD) – I2C active</li> </ul>
35	ALT A/B	Digital input	<ul> <li>User input pin, used for setting the chip working mode:</li> <li>GND – ALT B mode = Midspan mode (midsp [1:4] bits ="1")</li> <li>DVDD – ALT A mode = Endspan mode (midsp [1:4] bits ="0")</li> </ul>
36	INT_OUT	Digital I/O (open drain)	In MSCC Extended Auto mode: User input pin. Used for setting the chip legacy detection mode:  • "1" (VDD) – IEEE802.3af compliant resistor detection only • "0" (GND) – IEEE802.3 AF / AT Detection and Legacy (nonstandard) line detection  In semi-auto mode: Interrupt out pin. Indicates an interruption event has occurred.  An external 10K pull-up resistor should be connected between this pin and DVDD.
37	Mode0	Digital	Used for IC operational mode selection. See Table 2 (see page 6).
38	Mode1	input Digital input	Used for IC operational mode selection. See Table 2 (see page 6).
39	PS_PGD0	Digital input	Power supply power good 0; power budget set pin – for fast power control. See Table 23 (see page 31).



Pin	Pin Name	Pin Type	Description
40	PS_PGD1	Digital input	Power supply power good 1; power budget set pin – for fast power control. See Table 23 (see page 31).
41	PS_PGD2	Digital input	Power supply power good 2; power budget set pin – for fast power control. See Table 23 (see page 31).
42	PS_PGD3 / E2_SCL	Digital I/O (open drain)	Power supply power good 3;  Power budget set pin—for initial configuration (See Table 7)  Or (refer to COMM MODE PIN)  E2_SCL: I2C Clock Out to EEPROM  When working with EPROM—an external 10K pull-up resistor should be connected
43	E2_SDA	Digital I/O (open drain)	between this pin and DVDD.  EEPROM I2C data I/O pin. Used for power-up configuration in stand alone systems.  An external 10K pull-up resistor should be connected between this pin and DVDD.
44	DVDD	Power	Digital 3.3 Voc power input
45	DGND	Power	Digital GND
46	I2C_SCL	Digital input	I <sup>2</sup> C bus, serial clock input.  An external 10K pull-up resistor should be connected between this pin and DVDD.
47	I2C_SDA_out	Digital I /O (open drain)	I <sup>2</sup> C bus, data output/UART Tx output  An external 10K pull-up resistor should be connected between this pin and DVDD.
48	I2C_SDA_in	Digital I /O (open drain)	I <sup>2</sup> C bus, data input/UART Rx input  An external 10K pull-up resistor should be connected between this pin and DVDD.

 $<sup>^1</sup>$ This pin should be free of large capacitance in order to prevent RPD and MRPD pulses distortion (please refer to the MSCC PD69104B Application Note).

**Note:** "0" = connect to DGND and "1" = connect to DVDD.




# 6 Package Information

The following sections describe the package information for the PD69104B1/F device.

# 6.1 Package Outline Drawing

The following illustration shows the package outline drawing for the PD69104B1/F device.

Figure 12 • Package Outline Drawing



The following table lists the dimensions and measurements of the PD69104B1/F device.

Table 18 • Dimensions and Measurements

Dim	Millime	Millimeters			
	Min	Max	Min	Max	
Α	0.80	1.00	0.031	0.039	
A1	0.00	0.05	0	0.002	
A3	0.20 re	f	0.008 re	·f	
K	0.20 m	in	0.008 min		
е	0.50 BS	SC .	0.02 BS0	2	
L	0.30	0.50	0.012	0.02	
b	0.18	0.30	0.007	0.012	
D2	6.35	6.60	0.250	0.260	
E2	6.35	6.60	0.250	0.260	
D	8.00 BS	8.00 BSC		SC	
Е	8.00 BSC		0.315 BSC		

**Note:** Dimensions do not include protrusions; these shall not exceed 0.155 mm (.006") on any side. The lead dimension shall not include solder coverage.

# **6.2** Thermal Specifications

Thermal resistance-junction to ambient is 25 °C/W.



Thermal resistance-junction to case is 4 °C/W.

**Note:** All of the above assume no ambient airflow. Junction temperature calculation:  $T_J = T_A + (P_D \times \theta_{JA})$ . The  $\theta_{JA}$  numbers are guidelines for the thermal performance of the device/PC-board system.

#### 6.3 RoHS and Solder Reflow Information

The following lists the recommended RoHS and solder reflow information for the PD69104B1/F device.

- RoHS 6/6
- Pb-free 100% matte tin finish
- Package peak temperature for solder reflow (40 seconds maximum exposure)—260 °C (0 ° C, -5 °C)

**Note:** Exceeding these ratings can cause damage to the device.

The following table lists the reflow profiles.

**Table 19 • Classification Reflow Profiles** 


Profile Feature	Pb-Free Assembly
Average ramp-up rate (TS <sub>max</sub> to Tp)	3 °C/second max
Preheat	150 °C
Temperature min (TSmin)	200 °C
Temperature max (TS <sub>max</sub> )	60–180 seconds
Time (tsmin to tsmax)	
Time maintained	217 °C
Temperature (T <sub>L</sub> )	60–150 seconds
Time (tւ)	
Peak classification temperature (T <sub>P</sub> )	240 - 255 °C
Time within 5 °C of actual peak temperature (tp)	20–40 seconds
Ramp-down rate	6 °C/second max
Time 25 °C to peak temperature	8 minutes max

**Note:** All temperatures refer to topside of the package, measured on the package body surface.



The following illustration shows the classification reflow profiles.


Figure 13 • Classification Reflow Profiles



# 6.4 Tape and Reel Packaging Information

The following illustration shows the Pin 1 orientation.


Figure 14 • Pin-1 Orientation






The following figures represents the tape and reel shipment specifications.

**Figure 15 • Tape Shipment Specifications** 






The following table shows the tape mechanical data:

**Table 20 • Tape Mechanical Data** 

Dimensions	(mm)
Ao	8.35 ±0.10
Во	8.35 ±0.10
Ко	1.40 ±0.10
K1	N/A
Pitch	12.00 ±0.10
Width	16.00 ±0.30

The following illustration shows the reel specifications.

Figure 16 • Reel Specifications





The following table lists the reel mechanical data. The base quantity are 2000 pcs.

Table 21 • Reel Mechanical Data

Dimension	mm	Inch
Tape size	16.00 ±0.3	0.630 ±0.012
A max	330	13
B max	1.5	0.059
С	13.0 ±0.20	0.512 ±0.008
D min	20.2	0.795
N min	50	1.968
G	16.4 + 2.0/-0.0	0.645 + 0.079/-0.0
T max	29	1.142




# 7 Application Information

PD69104B1/F meets IEEE 802.3af and IEEE 802.3at functionality standards, as well as legacy (capacitor) and Cisco's PDs detection standards. Moreover, it supports additional protections such as short circuit, and dV/dT protection upon port startup.

#### 7.1 Line Detection

The line detection feature detects a valid AF or AT load, as specified in the IEEE 802.3 standard. The resistance value should range from 19 k $\Omega$  to 26.5 k $\Omega$ . Line detection is based on four different voltage levels generated over the PD (the load), as shown in the following illustration.

Figure 17 • Typical PoE Voltage vs. Time Diagram



The first 2 levels (low voltage level < 3 V) are for detecting if load up to  $200K\Omega$  is connected to the PSE; preventing from applying high voltages on the PSE when there is no-load, and eliminating potential risk to the DTE. If first detection passes next 2 levels of resistor detection are applied. If the POE detects a valid resistor signature value the detection is passed else the detection fails and moves to IDLE.

# 7.2 Legacy (Cap) Detection

In case pin 36 (RES\_CAP / INT\_OUT) is set to "0", the detection mechanism of PD69104B1/F is configured to detect and power LEGACY PDs, as well as AF/AT compliant PDs.

This mechanism also detects and powers CISCO Legacy PDs.

#### 7.3 Classification

The classification process takes place right after the resistor detection is successfully completed. The main goal of the classification process is to detect the PD class, as specified in the IEEE 802.3AF and AT standards. The process is being done by applying a voltage to the PD nodes and measuring the port current.

In the AF mode the classification mechanism is based on a single-voltage level step (single finger).

In the AT mode classification mechanism is based on two-voltage level steps (dual finger), as defined in the IEEE 802.3at standard.

#### 7.4 Port Startup

Upon a successful detection and classification process, power is applied to the load via a controlled startup mechanism.



During this period current is limited to 425 mA for a typical duration of 65 ms. This enables the PD load to charge and to enter a steady state power condition.

#### 7.5 Over-Load Detection and Port Shut Down

After power up, PD69104B1/F automatically initializes its internal protection mechanisms. These mechanisms are utilized to monitor and disconnect the power from the load in case of an extreme conditions scenario. Scenarios such as over-current or short ports terminals, as specified in the IEEE 802.3AF/AT standard.

#### 7.6 Disconnect Detection

PD69104B1/F supports the DC Disconnect function as per the IEEE 802.3AF/AT standard.

This mechanism continuously monitors the load current and disconnects the power in case it drops below 7.5 mA (typical) for more than 322 ms.

#### 7.7 Over-temperature Protection

PD69104B1/F has internal temperature sensors that continuously monitor the junction temperature and set alarm bit when exceeds 120 °C or disconnect load power when it exceeds 200 °C. This mechanism protects the device from extreme events, such as high ambient temperature or other thermomechanical failures that may damage the PD69104B1/F device.

The Alarm threshold can be set by register.

#### 7.8 V MAIN Out of Range Protection

The PD69104B1/F automatically disconnects the ports power when V<sub>main</sub> exceeds 58.5 V threshold (with 180 mV hysteresis) or drops below 40 V threshold (with 180 mV hysteresis). This extremely valuable feature protects the load in case the main power source is faulty or damaged.

#### 7.9 Serial EEPROM Load Mechanism

The PD69104B1/F is capable of loading its registers values from an external serial EEPROM during a boot slot time.

To utilize the EEPROM boot, the COMM MODE pin must be set to E2PROM MODE (not connected).

The following is a list of features for the PD69104B1/F device.

- MASTER I<sup>2</sup>C communication.
- 7 bit addressing
- 250KHz frequency
- EEPROM constant address: 7'hA0
- EEPROM must support read byte and read after read
- Two repeated transactions in case the EEPROM does not acknowledge the transaction
- A FIR filter for glitches cancelling


There are 5 consecutive read transaction (master transactions) made by the PD69104B1/F for reading data from the EEPROM and uploading it to the PD69104B1/F registers.

- The first transaction reads all registers from address 8'h70 to address 8'h9F.
- The second transaction reads registers HPEN and HPMD1 (from addresses 8'h44 and 8'h46).
- The third transaction reads register HPMD2 (from address 8'h4b).
- The fourth transaction reads register HPMD3 (from address 8'h50).
- The fifth transaction reads register `mp\_hpmd4 (from address 8'h55).



The following illustration shows the read transaction format.

Figure 18 • I2C EEPROM High-Level Packet Structure



For more information on the I<sup>2</sup>C timing constraint, see Table 3 (see page 9)

The EEPROM registers mapping should be identical to the PD69104B1/F registers mapping.

**Note:** In EEPROM mode, only I<sup>2</sup>C (not UART) will be used by PD69104B1/F for communication with the host (after finishing the configuration upload from EEPROM).

The following table lists the LED indications.

**Table 22 • LED Indications** 

Pin	Status	LED
LED<3:0>	Port power on	On
	Power management event	0.4 Hz blink
	Port over load	0.8 Hz blink
	Port short circuit	
	Port failed at startup	
	Vmain_Out of range	All LEDs :3.3 Hz blink
	or over temp	
	Port pff	Off
MAX_LED	Total power consumption is below power guard band determined by the user	Off
	Total power consumption is above power guard band but below total budget.	On
	Total power consumption is above total budget, or Power Integral is still positive	Blink

#### MAX\_LED:


- Both max power budget and max LED guard band (GB) can be configured through internal registers:
  - Max power budget registers: PWR BNK0 to PWR BNK7 (address 0x89 to 0x90)
  - Max LED guard band register: PoE\_MAX\_LED\_GB (address 0x9F)
- PoE MAX LED GB Register LSB = 1 W
- Max LED reflects total power for all 4 ports
- When total power consumption < (Max Power—Guard Band) > Max LED is OFF (below the bottom line)
- When total power consumption > (Max Power—Guard Band) > Max LED is ON (between the lines)
- When total power consumption > (Max Power) > LED is BLINKING (above top line)




- Also, when total power > budget (above top line):
  - An internal digital power integration calculation machine starts integrating power
  - When this Integrated total power is larger than Budget + 12.5% (RED LINE) > lowest priority port is turned OFF
  - This specific port LED is OFF
  - Max LED will reflect the NEW Total Power status
  - If ports turn off due to PM, their per port LEDs will blink (in PM frequency) and MAX\_LED will turn off
  - Timing to shut down this port is proportional to the over power (above budget) but limited to a maximum of 2 seconds.
- In 4 pairs mode, please use only the master LED per port (LED 1 and LED 3 are masters in 4 pairs mode, LED 0 and 2 should not be used).
- In 4 pairs mode, the port's LED is blinking when the ports enters to UDL condition, unlike the 2 pairs condition.

The following illustration shows the MAX LED behavior description.

Figure 19 • MAX LED Behavior Description





#### For example:

- Budget = 100 W, GB = 20 W
- When total power = 70 W MAX LED is OFF
- When total power = 85 W MAX LED is ON (power Integrator is not activated)
- When total power = 110 W MAX LED BLINKS (power Integrator is activated)—Port at lowest priority is shut off
- Timing to shut off is based on : delta(P) x T<sub>off</sub> = Power Budget × 1.125
- In this example, 10 W x T<sub>off</sub> = 100 W × 0.125 T<sub>off</sub> = 1.25 seconds
- If total power = 105 W delta (P) = 5, then T<sub>off</sub> = 2 seconds (the max timer)



The following table lists the power budget for the PD69104B1/F device.

Table 23 • Power Budget

PS_PG3/ Bank Range Select	PS_PG2	PS_PG1	PS_PG0	Total Power Budget [W]	Remarks
0	0	0	0	144 (default value in AT low mode)	Register PWR_BNK0
				176 (default value in AT high mode)	
0	0	0	1	140 (default value)	Register PWR_BNK1
0	0	1	0	136 (default value)	Register PWR_BNK2
0	0	1	1	132 (default value)	Register PWR_BNK3
0	1	0	0	128 (default value)	Register PWR_BNK4
0	1	0	1	124 (default value)	Register PWR_BNK5
0	1	1	0	120 (default value)	Register PWR_BNK6
0	1	1	1	116 (default value)	Register PWR_BNK7
1	0	0	0	112	Constant
1	0	0	1	108	Constant
1	0	1	0	104	Constant
1	0	1	1	100	Constant
1	1	0	0	96	Constant
1	1	0	1	92	Constant
1	1	1	0	88	Constant
1	1	1	1	84	Constant

**Note:** There are 16 power levels, whereas the first 8 levels are registers that can be configured by users. During operation, a change in one of the PG pins will change PD69104B1/F's total power budget and may result in turning off ports. The power level can be set either by PS\_PG0 to PS\_PG3 pins or by the host through communication.

#### 7.10 Reset Mechanism

To reset PD69104B1/F, the RESET line should be pulled low for more than 16  $\mu$ s.



# **8** Ordering Information

The following table lists the ordering information for the PD69104B1/F device. Both parts have plastic 48-pin QFN 8 mm × 8 mm and RoHS compliant/Pb-free, MSL3 package.

**Table 24 • Ordering Information** 

Part Number	Package	Packaging Type	Temperature T <sub>A</sub> (°C)	Part Marking
PD69104B1ILQ	QFN 8 mm × 8 mm, 0.5 mm pitch 48 pins	Tray	−10 °C to 85 °C	Microsemi Logo PD69104B1 FR e3 YYWWTZZ
PD69104B1FILQ	QFN 8 mm × 8 mm, 0.5 mm pitch 48 pins	Tray	−40 °C to 85 °C	Microsemi Logo PD69104B1F FR e3 YYWWTZZ

#### Note:

- 1. Available in tape and reel. Append the letters "TR" to the part number (for example, PD69104B1lLQ-TR)
- 2. F R e3: F = FAB Code, R = Product revision code and e3 = 2nd level interconnect.
- 3. YY = Year, WW = Week, A = Assembly location, and ZZ = Assembly Lot sequence code.





#### Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2015–2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or prameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided is, where is' and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

PD-000307420