# TMC6140 Datasheet

IC Version V1.0 | Document Revision V1.00 • 2021-June-11

TMC6140 is a fully integrated universal 3-phase MOSFET gate driver for PMSM servo or BLDC motors. External MOSFETs for up to 100 A motor current are supported. Three bottom shunt amplifiers allow easy current sensing and enhanced commutation of the motor. A switching regulator (3.3V, 0.5 A, internal Schottky diode for up to 100 mA) generates enough power for the IOs and an external microcontroller. Further on, it can serve as step-up converter to stabilize statically the gate voltages of the MOSFETs. A DIAG output for further diagnostics and two different power down modes are available.



#### **Applications**

Industrial Drives

Power Tools

Robotics


- Textile Machines
- Factory Automation
- Laboratory Automation

#### Features

- 3-phase motors up to 100 A coil current (external MOSFETs)
- Voltage Range 5...30 V DC
- Gate Drive 0.5 A or 1.0 A
- 3V3 Switching Regulator (0.5 A) with internal Schottky diode (up to 100 mA)
- Charge pump pin to utilize buck converter for step-up converter
- 3 Bottom Shunt Amplifiers
- Analog programmable short detect
- 2 Low Power Modes with 0.25 mA standby current consumption
- Diagnostics output via UART-TxD
  - Pumps
  - Fans
  - Battery Operated Devices

**MOTION CONTROL** Now part of Maxim Integrated







## Contents

1	Order Codes	3
2	Principle of Operation	4
3	Pinout	7
4	TMC6140 Pin Table	8
5	Functional Description5.1MOSFETs and Slope Control5.2Tuning the MOSFET Bridge5.3Low Power Modes5.4Diagnostics5.53V3 Switching Regulator5.6Shunt Resistor Amplifiers	11 14 15 17
6	Electrical Characteristics6.1Absolute Maximum Ratings6.2Operational Range6.3DC and Timing characteristics	20
7	Package Mechanical Data	25
8	Figures Index	27
9	Tables Index	28
10	<b>Revision History</b> 10.1 IC Revision   10.2 Document Revision	



# **1 Order Codes**

Order Code	PN	Description	Size [mm] x [mm]
TMC6140-LA	00-0203	Full functionality, 3 Shunt Amplifier, QFN , 36 pins, 0.5 mm pitch, Tray	5 x 6
TMC6140-LA-T	00-0203T	Full functionality, 3 Shunt Amplifier, QFN , 36 pins, 0.5 mm pitch, Tape	5 x 6
TMC6140-EVAL	40-0208	Evaluation board for TMC6140	80 x 85
LANDUNGSBRUECKE	40-0167	Baseboard for TMC6140-EVAL and further boards.	55 x 85
ESELSBRUECKE	40-0098	Connector board for plug-in evalua- tion board system.	38 x 61

Table 1: Order codes



# 2 **Principle of Operation**

TMC6140 is a MOSFET gate driver for three phase PMSM and BLDC motors. Ideally suited for applications in the range of 5 V to 24 V, it supports motor power ratings from 1 Watt to 1 kW.

### **Single Supply Operation**

TMC6140 is designed to work with a single external power supply rail. All required supply voltages are generated internally based on the motor supply. TMC6140 generates a fixed 3.3 V rail voltage with a switching regulator (buck converter). Allocating up to 0.5 A, TMC6140 is capable to supply internal and external logic supply (e.g. microcontroller). An internal Schottky diode is also available. This diode is operational up to 100 mA load. In case more current has to be served, an external diode has to be mounted in parallel.

### **Basic application setup**

For a supply of VS up to 30 V, the following sample circuit depicts the required external components. This standard application circuit uses a minimum set of additional components. Six MOSFETs are selected for the desired current, voltage and package type. Three sense resistors are matched to the maximum motor coil current, and to the desired internal current amplifier output swing and amplification setting. Use low ESR capacitors for filtering the power supply. A minimum capacity of 100  $\mu$ F per ampere of coil current near to the power bridge is recommended for keeping power supply ripple low. The capacitors need to cope with the current ripple caused by chopper operation. Current ripple in the supply capacitors also depends on the power supply internal resistance and cable length.




Figure 1: Standard application

Due to the required charge of the bootstrap capacitors by switching low sides, full 100 % high side activity is not possible.



#### Step-up converter

For low voltage application (VS  $\leq$  15 V) the switching regulator output can be used to stabilize the power supply VCP to maintain 10 V output signals on HSx and LSx. Therefore, two additional Schottky diodes and a capacitor have to be provided. The voltage at VCP, which is the supply for the V10 regulator, will be almost doubled with this external circuit. Please be aware to not use this circuitry in case VS exceed this limit of 15 V to meet the maximum voltage limit for VCP.




Figure 2: Optional step-up converter for VCP, \* minimal load at VCC\_IO is required, \*\* optional resistor to limit switching regulator load peak current (e.g. 10 Ohm)

VCC\_IO can be used as 3.3 V supply for external circuitry. To ensure the steady load of the capacitor a minimum load current at VCC\_IO is required in case the step circuit as shown in Figure 2 is utilized. The following equations fit theoretically for a sufficient load at VCC\_IO:

$$I_{CP}[mA] = Q_G[nC] \cdot f_{PWM}[kHz] \cdot No_{MOSFET}/1000$$
$$I_{LOAD}[mA] = \frac{I_{CP}[mA]}{(1 - \frac{V_{VCCIO}[V]}{V_{VS_{min}}[V]})}$$

 $Q_G$  is the gate charge of the MOSFET,  $f_{PWM}$  the PWM frequency and  $No_{MOSFET}$  the number of MOSFETs that are switched during one PWM period.

The charge pump current is then modified by the ratio of the VCC\_IO supply voltage  $V_{VCCIO}$  that is equal to 3.3 V and the minimum VS supply voltage  $V_{VS_{min}}$ , which must be higher than or equal to 5 V, to provide the required load current  $I_{LOAD}$ .

To be on the safe side, is it better to increase the theoretical value by 20...50%, e.g. to compensate a low quality inductor.

In case the external circuitry do not reach the required load current, an additonal load must be connected at VCC\_IO, e.g. by using a resitor and/or a LED. This load can be switched off during standby because it is only required during regular operation.



#### **Diagnostics and protection features**

Diagnostic information is transmitted via an UART-TxD byte that can also been taken as INTR output. Internal break-before-make operation to protect against concurrent switching of high and low side is provided for the ease-of-use in combination with microcontrollers for PWM generation.

#### **Bottom Shunt Resistor Amplifiers**

Bottom shunt amplifiers for all three motor phases are available and configurable for different sensitivity.



### **3** Pinout




Figure 3: TMC6140-LA pinning QFN, 36 pins, 5 mm x 6 mm, Top view



# 4 TMC6140 Pin Table

Pin Name	QFN	Туре	Description
VS	11		Motor supply voltage. Supply of internal regulators. Provide filtering capacity near pin with short loop to GND plane. Must be tied to the positive bridge supply voltage. Severe ringing must be avoided.
VDD5	12		Output of internal 5 V regulator. Attach 100 nF capacitor to GND near to pin for best performance. In case VS is fixed at 5 V, connect VDD5 to VS.
V10	33		Output of internal 10 V gate voltage regulator and supply pin of low side gate drivers. Attach 4.7 $\mu$ F ceramic capacitor to GND plane near to pin for best performance. Use at least 510 times more capacity than for bootstrap capacitors.
VCP	32		Supply of internal 10 V gate voltage regulator. Connect with VS supply or attach 100 nF capacitor for step-up option.
SW	10		Output of internal 3.3 V switching regulator.
			Connect 1568 $\mu$ H inductor to VCC_IO pin.
VCC_IO	21		Rail voltage input for digital signals. Connect 2247 $\mu$ F capacitance in case internal switching regulator is used.
CU	9		Bootstrap capacitor positive connection. Tie to U terminal using 470 nF1 $\mu$ F, 16 V or 25 V ceramic capacitor.
HSU	8		High side gate driver output.
U	7		Bridge center and bootstrap capacitor negative connection.
			Connect to source pin of HS-MOSFET.
LSU	6		Low side gate driver output.
CV	2		Bootstrap capacitor positive connection. Tie to V terminal using 470 nF1 $\mu$ F, 16 V or 25 V ceramic capacitor.
HSV	3		High side gate driver output.
V	4		Bridge center and bootstrap capacitor negative connection.
			Connect to source pin of HS-MOSFET.
LSV	5		Low side gate driver output.
CW	34		Bootstrap capacitor positive connection. Tie to W terminal using 470 nF $\dots$ 1 $\mu$ F, 16 V or 25 V ceramic capacitor.
HSW	35		High side gate driver output.
W	36		Bridge center and bootstrap capacitor negative connection.
			Connect to source pin of HS-MOSFET.
LSW	1		Low side gate driver output.
ENABLE	31	DI	Positive active enable input. The driver stage will be switched off (all motor outputs floating) when this pin is at low level. Enables Standby after about 420 ms. Cycle low to clear DIAG (> 5 ms).



Pin Name	QFN	Туре	Description
DIAG	20	DO	Diagnosis output. High in case no error is detected. Can be used as UART-TxD or simple INTR. Short-to-x events are cleared by cycling ENABLE.
SH_SET	19	AI	Analog input voltage to define short protection threshold.
			Set to 0 results in switched off high side gate driver outputs.
DRV_STRONG	29	DI	Digital driver strength input selection pin.
			DRV_STRONG = 0: 0.5 A, = 1: 1.0 A.
UL	14	DI	Low side control input for U.
UH	13	DI	High side control input for U.
VL	16	DI	Low side control input for V.
VH	15	DI	High side control input for V.
WL	18	DI	Low side control input for W.
WH	17	DI	High side control input for W.
LOWGAIN	30	DI	Digital driver gain selection pin for shunt amplifiers.
			LOWGAIN = 0: gain = 50, = 1: gain = 20.
SI1	26	AI	1st analog shunt amplifier input.
			Do not exceed input limits of $3V/(2\cdot gain).$
SI2	27	AI	2nd analog shunt amplifier input.
			Do not exceed input limits of $3 V / (2 \cdot gain)$ .
SI3	28	AI	3rd analog shunt amplifier input.
			Do not exceed input limits of $3 V / (2 \cdot gain)$ .
nSl	24	AI	Shared negative shunt amplifier input.
			Connect to GND terminal of shunt resistor.
SO1	22	AO	1st analog shunt amplifier output, bias = V(VCC_IO)/2:
			$V(SO1) = V_{VCC\_IO} / 2 + gain \cdot (V(SI1) - V(nSI)).$
SO2	23	AO	2nd analog shunt amplifier output, bias = V( <i>VCC_IO</i> )/2:
			$V(SO2) = V_{VCC\_IO} / 2 + gain \cdot (V(SI2) - V(nSI)).$
SO3	25	AO	3rd analog shunt amplifier output, bias = V( <i>VCC_IO</i> )/2:
			$V(SO3) = V_{VCC\_IO} / 2 + gain \cdot (V(SI3) - V(nSI)).$
Exposed die	-		Connect the exposed die pad to a GND plane. Provide as many as possible vias for heat transfer to GND plane. Serves as GND pin for the low side gate drivers and for digital logic. Ensure low loop induc- tivity to bridge GND.

Table 2: Functional Pin Description



# 5 Functional Description

TMC6140 is a fully integrated universal 3-phase MOSFET gate driver. External MOSFETs for up to 100 A motor current are supported. Configuration possibilites and tuning options for the MOSFET bridge are presented in this chapter. The diagnostics output and standby capabilites of TMC6140 are described in the following. Finally, the buck converter and bottom shunt settings are presented.

### 5.1 MOSFETs and Slope Control

The selection of power MOSFETs depends on a number of factors, like package size, on-resistance, voltage rating and supplier. It is not true, that larger, lower RDSon MOSFETs will always be better, as a larger device also has higher capacitances and may add more ringing in trace inductance and power dissipation in the gate drive circuitry. Adapt the MOSFETs to the required motor voltage (adding 5...10 V of reserve to the peak supply voltage) and to the desired maximum current, in a way that resistive power dissipation still is low for the selected MOSFET package. Choose modern MOSFETs with fast and soft recovery bulk diode and low reverse recovery charge. A small, SMD MOSFET package allows compacter routing and reduces parasitic inductance effects. TMC6140 drives the MOSFET gates with 10 V, so normal, 10 V specified types are sufficient. Logic level FETs (4.5 V specified RDSon) will also work but may be more critical with regard to bridge cross-conduction due to lower  $V_{GS_th}$ .

The gate-drive current and MOSFET gate resistors  $R_G$  (optional) should basically be adapted to the MOS-FET gate-drain charge (Miller charge) in order to yield reasonable slope times. The following figure shows the influence of the Miller charge on the switching event.




Figure 4: Miller charge determines switching slope

The following table shall serve as a thumb rule for programming the MOSFET driver current (DRV\_STRONG setting) and the selection of gate resistors:

Typ. Miller Charge [nC]	DRV_STRONG	Value of $R_G$ [Ohm]
<10	0	$\leq$ 10 (recomended)
1020	0 or 1	$\leq$ 5 (optional)
2080	1	$\leq$ 2.5 (optional)

Table 3: Functional Pin Description




**Note** Use the lowest gate driver strength setting DRV\_STRONG = 0 giving favorable switching slopes, before increasing the value of the gate series resistors. A slope time of nominal 40 ns to 80 ns is absolutely sufficient and will normally be covered by a Break-Before-Make (BBM) time up to 160 ns. This BBM has to be generated by the microcontroller adapting the PWM signal accordingly. TMC6140 provides a small BBM of almost 1 ns, just to ensure that only one MOSFET of a phase is switched on. In case slower slopes have to be used, e.g. with large MOSFETs, ensure that the BBM time sufficiently covers the switching event, in order to avoid bridge cross conduction. The shortest BBM time, safely covering the switching event, gives best results. Add roughly 30% of reserve, to cover production stray of MOSFETs and driver.


### 5.2 Tuning the MOSFET Bridge

A clean switching event is favorable to ensure low power dissipation and good EMC behavior. Unsuitable layout or components endanger stable operation of the circuit. Therefore, it is important to understand the effect of parasitic trace inductivity and MOSFET reverse recovery.

Stray inductance in power routing will cause ringing whenever the opposite MOSFET is in diode conduction prior to switching on a low-side or high-side MOSFET. Diode conduction occurs during break-before-make time whenever the load current is inverse to the following bridge polarity. The MOSFET bulk diode has a certain, type specific reverse recovery time and charge. This time typically is in the range of a few 10 ns. During reverse recovery time, the bulk diode will cause high current flow across the bridge. This current is taken from the power supply filter capacitors (see thick lines in the next figure). Once the diode opens, parasitic inductance tries to keep the current flowing.



Decide use and value of the additional components based on measurements of the actual circuit using the final layout!



©2021 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany Terms of delivery and rights to technical change reserved. Download newest version at www.trinamic.com



A high, fast slope results and leads to ringing in all parasitic inductivities (see next figures). This may lead to bridge voltage undershooting the GND level as well as fast pulses on VS and all MOSFET connections. It must be ensured, that the driver IC does not see spikes on its BM pins to GND going below -5 V. Severe VS ripple might overload the charge-pump circuitry. Measure the voltage directly at the driver pins to driver GND. The amount of undershooting depends on energy stored in parasitic inductivities from low side drain to low side source and via the sense resistor  $R_S$  to GND. The following figure depicts a scope shot of a switching high side MOSFET whose switching quality is good and signals are clean.




Figure 6: Ringing of output (green) and gate voltages (yellow, blue) with DRV\_STRONG=0

When using relatively small MOSFETs, a soft slope control requires a high gate series resistance. This endangers safe MOSFET switch off. Add additional diodes to ensure safe MOSFET off conditions with slow switch-on slopes (see next figure).




Figure 7: Diodes for safe off condition with high gate series resistance



#### **Ensure Reliable Operation**

- Use SMD MOSFETs and short interconnections
- Provide sufficient power filtering capacity close to the bridge and close to VS pin
- Tune MOSFET switching slopes (measure switch-on event at MOSFET gate) to be slower than the MOSFET bulk diode reverse recovery time. This will reduce cross conduction.
- Add optional gate resistors close to MOSFET gate and output capacitors to ensure clean switching and reliable operation by minimizing ringing.
- Some MOSFETs eliminate reverse recovery charge by integrating a fast diode from source to drain.

#### **Bridge Layout Considerations**

- Tune the bridge layout for minimum loop inductivity. A compact layout is best.
- Keep MOSFET gate connections short and straight and avoid loop inductivity between bridge feedback (U,V,W) and corresponding HS driver pin. Loop inductance is minimized with parallel traces, or adjacent traces on adjacent layers. A wider trace reduces inductivity (do not use minimum trace width).
- Place the TMC6140 near the low side MOSFETs GND connections, with its GND connections directly connected to the same GND plane.
- Optimize switching behavior by using lowest acceptable gate current setting.
- Check influence of optional components.
- Measure the performance of the bridge by probing BM pins directly at the bridge or at the TMC6140 using a short GND tip on the scope probe rather than a GND cable, if available.



### 5.3 Low Power Modes

TMC6140 provides two standby modes that lower significantly the overall power consumption. Switching ENABLE input signal to 0 will switch off the drive stage immediately. Furhermore, any generated short circuit event (see next section) will be cleared. After around typically 425 ms from the event when ENABLE switches from high to low, the internal standby mode is enabled. Dependent on the digital high and low sides input control pins (UL, UH, VL, VH, WL, WH) the 3V3 switching regulator is also turned off or remains powered. The next figure depicts this exemplarily. In this example only the low side of phase U is considered (with impact on LSU output). All other input control pins (UH, VL, VH, WL, WH) are defined to be equal to 0. Thus all gate driver outputs except LSU are switched off. Supposed that during UL equals 1 (LSU is active) a short to ground is detected, the LSU gate output is immediately turned off and DIAG switches to low to indicate the error (further details on DIAG will be explained in the next section). Switching ENABLE from high to low will clear this event, but as long as ENABLE is low, the driver stage is turned off. After around typically 425 ms, the internal standby will be activated if ENABLE remains at low level. In case any of the digital input pins (UL, UH, VL, VH, WL, WH) is set to high at this point in time (standby is activated), the 3V3 regulator will not be switched off (Low Power Mode 1: buck\_en = 1). In this example, the short-to-ground cause remain and after enabling the power stage (ENABLE = 1) and switching on the low side again, the next S2G event will be triggered. To save more power, it is possible to also turn off the 3V3 switching regulator. To obtain this Low Power Mode 0, all of the digital input pins (UL, UH, VL, VH, WL, WH) have to be low when standby is activated. This is depicted at the right side of the figure where UL is low when standby is activated.




Figure 8: Illustration of the activation of the two available Low Power Modes



#### 5.4 Diagnostics

As briefly described in the section before, TMC6140 provides error diagnostics capabilites and a digital DIAG output to indicate recognized error states. In case any error state is identified, a single wire UART datagram of 64 bits is sent out repeatedly. This UART datagram consists of a sync byte (with start and stop bit), a data byte (with start and stop bit) and 44 stop bits. After the start bit (low level) of the sync byte six bits with high level will be sent. The seventh bit is a zero, followed by the stop bit (high level). The data byte again starts with a start bit (low level), then eight data bits are transmitted followed by 45 stop bits. Then, UART transmission starts again. In the following the UART datagram is depicted.




Figure 9: Schematic of the DIAG output in case an error state is identified.

The internal UART clock frequency is typically 9.6 kHz. This allows all kind of microcontrollers to synchronize with the bit stream. By detecting the two first high-to-low switches of DIAG, shifting the determined time between both switches by 3 will reveal the time for one bit. After detecting the third switch from high-to-low the second START bit and the eigth data bits will follow. In case it is only required to know error states of TMC6140 and not the error condition specifically, a low level signal of DIAG can be taken as error message.

### **Error flags**

In summary, TMC6140 transmits ten error condition bits within eight data bits. The data bits 0...2 transmit four status flags. That means, switching ENABLE to low for a short time (> 5 ms) will not reset these error flags because these failure states are permanently checked and have to be dissolved externally. It is also noted, that detecting these error flags will not generate an automatic switch-off of the driver stage. Following status flags are available:

- OT: Overtemperature warning The chip temperature has reached 150 °C. The driver should be switched off immediately because the temperature is out of operational range.
- OTPW: Overtemperature prewarning The chip temperature has reached 120 °C. Further operation could harm the chip.
- UVVS: VS voltage is below 6.8 V This may result in gate driver outputs (at LSx, HSx) which are too low for a proper operation of the connected MOSFETs.
- SC: Load at the 3V3 switching regulator consumes too much current. The output is automatically switched off in every buck converter clock cycle in case overcurrent is detected.

The first three error flags are coded in the first two data bits OTUV1 and OTUV0 with defined hierarchy (OT is prior to UVVS, UVVS is prior to OTPW):

- OTUV[1:0] = 11 indicates OT = 1, UVVS = x, OTPW = 1
- OTUV[1:0] = 10 indicates OT = 0, UVVS = 1, OTPW = x
- OTUV[1:0] = 01 indicates OT = 0, UVVS = 0, OTPW = 1
- OTUV[1:0] = 00 indicates OT = 0, UVVS = 0, OTPW = 0



#### **Error events**

The data bits 3...4 transmit two status events that will result in switched off driver stage outputs:

- S2G: Short-to-ground on one or more phases: All three driver stage high side outputs (HSU, HSV, HSW) will be switched off.
- S2VS: Short-to-VS (supply) on one or more phases: All six driver stage outputs (HSU, HSV, HSW, LSU, LSV, LSW) will be switched off.

The remaining status events (data bits 5...7) serve as information source on which phase the short-to-x event has been identified. The sequence is:


- Bit5: Short-to-x has been detected at phase U.
- Bit6: Short-to-x has been detected at phase V.
- Bit7: Short-to-x has been detected at phase W.

These Short-to-x events have to be cleared by ENABLE = 0 for at least 5 ms to release the particular driver stage outputs.

#### Short-to-x Configuration

By applying an analog signal to SH\_SET the Short-to-VS resp. Short-to-GND detector level is defined. Short-to-VS checks for the voltage drop between low side MOSFET and bottom shunt resistor, whereas Short-to-GND checks for the voltage drop on high side MOSFET. If these voltage drops exceed SH\_SET/2 [V] an error will occur.

Additionally, SH\_SET is dedicated for a second feature. In case SH\_SET is set to 0V (< 0.4V), the high side outputs are masked, only the low side outputs can be driven during this state. This state suits well for the beginning of the operation as it can be used to load the bootstrap capacitors without switching off the high side PWM signals. In case SH\_SET is lower than 0.4 V, the internal tolerable voltage drop for the Short-to-VS detetion is set to 1.0 V. Values at SH\_SET between 0.4 V and 0.9 V are prohibited.



*Figure 10: Impact of SH\_SET configuration.* 

SH\_SET < 0.4 V: High side gate signals are low, internal S2VS limit = 1.0 V above 0.9 V: internal S2x limit = SH\_SET/2 [V] 0.4 V < SH\_SET < 0.9 V is prohibited.



### 5.5 3V3 Switching Regulator

TMC6140 integrates a buck switching regulator designed for up to 500 mA of output current and a 3.3 V output voltage. Its main purpose is to supply the TMC6140 and a connected microcontroller.

This regulator comes with an integrated 100 mA 30 V Schottky diode which minimizes part count. If more current is required, use an external Schottky diode in parallel.

The integrated linear 5V regulator starts up the switch regulator with a start delay of 1 ms at maximum. The following figure shows the basic internal circuit and required external circuitry.





Figure 11: Internal schematic of and external components for the 3V3 switching regulator

### **Component Selection**

TMC6140 switching regulator provides stable regulation in a wide range of input and output voltages as well as for a wide range of external L/C components. This allows for using standardized capacitance and inductivity values, unless an optimization is desired, e.g. for space critical applications, where the size of external components has to be minimized.

The following table depcits exemplary values when using the chopper frequency of 680 kHz. The capacitor can either be a ceramic type, or an electrolytic low-ESR capacitor in parallel to a 1  $\mu$ F or larger ceramic capacitor. Generally increasing the inductivity reduces current ripple, and thus allows for a higher output current without triggering the overcurrent detector.

Input Voltage [V]	$L_{SW}$ [ $\mu$ H]	Value of $C_{SW}$ [ $\mu$ F]
5	15	22
12	33	47
24	68	47
30	68	47





#### 5.6 Shunt Resistor Amplifiers

TMC6140 provides for each motor phase a bottom shunt amplifier with a bias of  $V_{VCC_IO}/2$  [V]. LOWGAIN adapts the internal gain factor to 20 (LOWGAIN = 1) or 50 (LOWGAIN = 0). Thus, the maximum input limit at SIx analog input must not exceed  $3V/(2 \cdot gain)$ . The resulting analog voltage at SOx yields to  $V_{SOx} = V_{VCC_IO}/2 + gain \cdot (V_{SIx} - V_{nSI})$  with x is U,V, or W. All three amplifiers share the same negative input pin nSI.




Figure 12: Shunt Amplifier setup for phase W



# **6** Electrical Characteristics

#### 6.1 Absolute Maximum Ratings

The maximum ratings may not be exceeded under any circumstances. Operating the circuit at or near more than one maximum rating at a time for an extended period must be avoided by application design.

Parameter	Symbol	Min	Мах	Unit
Supply voltage operating with inductive load	V <sub>VS</sub>	-0.5	33	V
Supply and bridge voltage short time peak	V <sub>VSMAX</sub>		33	V
Supply voltage for V10 regulator	V <sub>VCP</sub>	$V_{VS} - 0.5$	33	V
Peak voltages on U/V/W pins (due to stray inductivity)	V <sub>X</sub>	-5	$V_{VS} + 6$	V
Peak voltage on Cxx bootstrap pins	$V_{Cx}$		45	V
Peak voltage on Cxx bootstrap pins relative to BM	$V_{Cx}$		$V_{Vx} + 16$	V
Supply voltage VDD5	$V_{VDD5}$	-0.5	5.5	V
IO supply voltage	V <sub>VCC_IO</sub>	-0.5	3.6	V
Logic and analog input voltage	VI	-0.5	$V_{VCC\_IO} + 0.5$	V
Maximum current to/from digital pins (short time peak)	I <sub>IO</sub>		+/- 500	mA
5V regulator output current	$I_{VDD5}$		60	mA
5V regulator continious power dissipation	$P_{VDD5}$		0.5	W
10V regulator output current	$I_{V10}$		60	mA
10V regulator continious power dissipation	$P_{V10}$		0.5	W
Junction temperature	$T_J$	-50	150	°C
Storage temperature	$T_{STG}$	-55	150	°C
ESD protection (HBM / CDM)	$V_{ESD}$		1500 /500	V

Table 5: Absolute Maximum Ratings



### 6.2 **Operational Range**

Parameter		Min	Мах	Unit
Junction temperature	$T_J$	-40	125	°C
Supply voltage for motor and bridge	$V_{VS}$	5	30	V
Supply voltage for V10 regulator	V <sub>VCP</sub>	$V_{VS}$	30	V
IO supply voltage	V <sub>VCC_IO</sub>	3.0	3.6	V
Supply voltage VDD5 (internally generated)	$V_{VDD5}$	4.5	5.5	V
10V regulator output (internally generated)	$V_{V10}$	9.5	10.5	V

Table 6: Operational Range

#### 6.3 DC and Timing characteristics

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
Total supply current, no Low Power mode, no active driver	$I_{VS}$	$V_{VS} = 24V$		4	6	mA
Total supply current, Low Power mode 1 , no active driver	$I_{VS}$	$V_{VS} = 24V$		1	1.25	mA
Total supply current, Low Power mode 0 , no active driver	$I_{VS}$	$V_{VS} = 24V$		0.2	0.25	mA
Internal current consumption from VDD5	$I_{VS}$	$V_{VS} = 24V$			4	mA

Table 7: Power Supply Current DC characteristics

八

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
RDSON low side	R <sub>ONL</sub>	Gate off,		1.8	2.0	Ohm
		DRV_STRONG=1				
RDSON high side	R <sub>ONH</sub>	Gate off,		1.2	2.0	Ohm
		DRV_STRONG=1				
Gate Drive current low side,	$I_{LON0}$	DRV_STRONG=0		450		mA
MOSFET turning on at 3 V $V_{GS}$	$I_{LON1}$	DRV_STRONG=1		850		mA
Gate Drive current high side,	I <sub>HON0</sub>	DRV_STRONG=0		450		mA
MOSFET turning on at 3 V $V_{GS}$	I <sub>HON1</sub>	DRV_STRONG=1		850		mA
Gate Drive current low side,	$I_{LOFF0}$	DRV_STRONG=0		650		mA
MOSFET turning off at 3 V $V_{GS}$	$I_{LOFF1}$	DRV_STRONG=1		1250		mA
Gate Drive current high side,	I <sub>HOFF0</sub>	DRV_STRONG=0		700		mA
MOSFET turning off at 3 V $V_{GS}$	I <sub>HOFF1</sub>	DRV_STRONG=1		1250		mA

Table 8: Motor Driver Timing and DC characteristics

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
Low side on reaction delay time	$t_{DLYLON0}$	DRV_STRONG=0		120		ns
	$t_{DLYLON1}$	DRV_STRONG=1		90		ns
Low side off reaction delay time	$t_{DLYLOFF0}$	DRV_STRONG=0		90		ns
	$t_{DLYLOFF1}$	DRV_STRONG=1		90		ns
High side on reaction delay time	$t_{DLYLON0}$	DRV_STRONG=0		150		ns
	$t_{DLYLON1}$	DRV_STRONG=1		90		ns
High side off reaction delay time	$t_{DLYLOFF0}$	DRV_STRONG=0		120		ns
	$t_{DLYLOFF1}$	DRV_STRONG=1		90		ns
Matching difference delay time						
High side off to low side on	$t_{DLYM}$				15	ns
Low side off to high side on						
Switch off time of LSx/HSx output af- ter disabling ENABLE	$t_{DIS}$				400	ns

Table 9: Reaction delay times from input signal change to start gate driver output change

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
Short-to-VS voltage limit	$V_{VS2VS}$	SH_SET=2.5 V	1.0	1.25	1.5	V
during brake mode	$V_{VS2VS_B}$	SH_SET=0 V	0.75	1.0	1.25	V
Short-to-GND voltage limit	$t_{VS2G}$	SH_SET=2.5 V	1.0	1.25	1.5	V
Short-to-VS delay	$t_{TS2VS}$	SH_SET=0	1.3	1.8	2.5	$\mu$ S
Short-to-GND delay	$t_{TS2G}$	SH_SET=0	1.8	2.2	2.7	$\mu$ S
Undervoltage VS threshold for	V <sub>UVVS</sub>	$V_{VS}$ falling	6.7	6.9		V
DIAG error output (UVVS flag)						
$V_{VDD5}$ threshold for internal reset	$V_{UV5}$	$V_{VDD5}$ rising		3.7	4.0	V
$V_{VCC_{IO}}$ threshold for internal reset	V <sub>VCC_IO</sub>	$V_{VCC\_IO}$ rising		1.9	2.5	V
Overtemperature prewarning	$T_{OTPW}$	Temp rising	105	120	135	°C
Overtemperature warning	$T_{OT}$	Temp rising	135	150	165	°C

Table 10: Detection DC characteristics

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
UART-Frequency of DIAG output	$f_{UART}$	Any error	6.5	9.6	14.5	kHz
Deviation of DIAG output frequency	$f_{DEVUT}$	$T_J =$			+/-300	Hz
over temperature		full range				
Start delay of Low Power Mode 0/1 af- ter falling edge of ENABLE	$t_{STDBY}$		290	470	590	ms
Delay to clear Short-to-x event	$t_{CLR}$		5			ms
(ENABLE=0)						

Table 11: DIAG and Low Power Mode Timing



Parameter	Symbol	Condition	Min	Тур	Мах	Unit
Input offset	VINOFF	$T_J = 25 ^{\circ}\text{C}$	0.15	0.2	0.25	mV
Deviation of input offset over	$V_{DEVST}$	$T_J =$		+/-0.1	+/-0.2	mV
temperature		full range				
Input resistor	VINRES	$T_J = 25 ^{\circ}\text{C}$	48	60	72	kOhm
Output resistor	V <sub>INRES</sub>	$T_J = 25 ^{\circ}\text{C}$	240	300	360	Ohm
Low Gain (LOWGAIN=1)	$G_{LOW}$	$T_J = 25 ^{\circ}\text{C}$	19.0	19.8	20.0	
Deviation of low gain over	$V_{DEVGL}$	$T_J =$		+/-0.1	+/-0.2	
temperature		full range				
High Gain (LOWGAIN=0)	$G_{HIGH}$	$T_J = 25 ^{\circ}\text{C}$	49	49.5		
Deviation of high gain over	V <sub>DEVGH</sub>	$T_J =$		+/-0.5	+/-1.0	
temperature		full range				

Table 12: Shunt Resistor Amplifier DC characteristics




Parameter	Symbol	Condition	Min	Тур	Мах	Unit
5V regulator output voltage	$V_{VDD5}$	<i>T<sub>J</sub></i> =25 °C	4.75	5.0	5.25	V
Deviation of 5V regulator output over	$V_{DEV5T}$	$T_J =$		+/-5	+/-50	mV
temperature		full range				
Deviation of 5V regulator output over	$V_{DEV5S}$	$V_{VS} =$			+/-20	mV
supply voltage		full range				
10V regulator output voltage	$V_{V10}$	$T_J = 25 ^{\circ}\mathrm{C}$	9.5	10.0	10.5	V
Deviation of 10V regulator output	$V_{DEV10T}$	$V_{VS} =$		+/-10	+/-50	mV
over temperature		full range				
Deviation of 10V regulator output	$V_{DEV10S}$	$V_{VS} =$			+/-20	mV
over supply voltage		10 V33 V				
3V3 regulator output	$V_{3V3}$	<i>T<sub>J</sub></i> =25 °C	3.1	3.3	3.5	V
Deviation of 3V3 regulator output	$V_{DEV3T}$	$T_J =$		+/-5	+/-20	mV
over temperature		full range				
Deviation of 3V3 regulator output	$V_{DEV3S}$	$V_{VS} =$			+/-50	mV
over supply voltage		full range				
RDSON power switch	$R_{ON3V3}$	<i>T<sub>J</sub></i> =25 °C		1.2	1.6	Ohm
Overcurrent protection activation threshold	$I_{OVB}$	Output current	800	1200	1600	mA
Oscillator frequency	$f_{BUCK}$		520	650	820	kHz
3V3 regulator duty cycle limit	$cycle_{Limit}$			83		%
Schottky diode forward voltage	$V_{SDF}$	l = 350 mA		0.6	0.8	V
Internal Schottky diode maximum current	I <sub>SDI</sub>			0.1	0.12	A
Start delay of buck converter after ris- ing edge of ENABLE	$t_{START}$				1	ms


Table 13: Regulator DC and Timing characteristics



# 7 Package Mechanical Data

Package: QFN36, 0.5 mm pitch, size 5.0 mm x 6.0 mm. Attention: Drawings not to scale.





©2021 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany Terms of delivery and rights to technical change reserved. Download newest version at www.trinamic.com



Description	Dimension [mm]	Min	Тур	Мах
Total Thickness	A	0.80	0.85	0.90
Stand Off	A1	0.00	0.035	0.05
Mold Thickness	A2	_	0.65	—
L/F Thickness	A3	(	).203 RE	F
Lead Width	b	0.20	0.25	0.30
Body Width	D	5 BSC		
Body Length	E	6 BSC		
Lead Pitch	е	0.5 BSC		
EP Size	J	3.5	3.6	3.7
EP Size	К	4.0	4.1	4.2
Lead Length	L	0.35	0.40	0.45
Package Edge Tolerance	ааа		0.1	
Mold Flatness	bbb	0.1		
Coplanarity	ссс		0.08	
Lead Offset	ddd	0.1		
Exposed Pad Offset	eee		0.1	

Table 14: QFN36 Package Dimensionsin mm



#### **Figures Index**

Standard application	4	6	Ringing DRV_STRONG=0	12
Optional step-up converter for VCP, *		7	Safe off condition	12
minimal load at VCC_IO is required, **		8	Low Power Modes	14
optional resistor to limit switching reg-		9	DIAG Output	15
ulator load peak current (e.g. 10 Ohm)	5	10	SH_SET configuration	16
TMC6140-LA pinning QFN36	7	11	3V3 Switching Regulator	17
Miller charge schematic	10	12	Shunt Amplifier setup for phase W	18
Bridge protection options	11	13	QFN36 Package Dimensions	25
	Optional step-up converter for VCP, * minimal load at VCC_IO is required, ** optional resistor to limit switching reg- ulator load peak current (e.g. 10 Ohm) TMC6140-LA pinning QFN36 Miller charge schematic	Optional step-up converter for VCP, * minimal load at VCC_IO is required, ** optional resistor to limit switching reg- ulator load peak current (e.g. 10 Ohm) 5	Optional step-up converter for VCP, *7minimal load at VCC_IO is required, **8optional resistor to limit switching reg-9ulator load peak current (e.g. 10 Ohm)5TMC6140-LA pinning QFN367Miller charge schematic1012	Optional step-up converter for VCP, * minimal load at VCC_IO is required, **7Safe off conditionoptional resistor to limit switching reg- ulator load peak current (e.g. 10 Ohm)510SH_SET configurationTMC6140-LA pinning QFN367113V3 Switching Regulator12Miller charge schematic1012Shunt Amplifier setup for phase W



### 9 Tables Index

1	Order codes	3
2	Functional Pin Description	9
3	Functional Pin Description	10
4	3V3 Switching Regulator Components	17
5	Absolute Maximum Ratings	19
6	Operational Range	20
7	Power Supply Current DC characteris-	
	tics	20
8	Motor Driver Timing and DC charac-	
	teristics	21

9	Reaction delay times from input sig- nal change to start gate driver output	
	change	21
10	Detection DC characteristics	22
11	DIAG and Low Power Mode Timing .	22
12	Shunt Resistor Amplifier DC charac-	
	teristics	23
13	Regulator DC and Timing characteristics	24
14	QFN36 Package Dimensionsin mm	26
15	IC Revision	29
16	Document Revision	29



# **10 Revision History**

### 10.1 IC Revision

Version	Date	Author	Description
V1.0	2021-MAY-17	HS	TMC6140-LA release

Table 15: IC Revision

#### **10.2 Document Revision**

Version	Date	Author	Description
V1.0	2021-JUN-10	HS	Initial version

Table 16: Document Revision

