



- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Low On-resistance
- ▼ RoHS Compliant & Halogen-Free



BV_{DSS}	60V
$R_{DS(ON)}$	2.4m Ω
I_D	93A

Description

XP6NA2R4 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.



The TO-220CFM package is widely preferred for all commercial-industrial through hole applications. The mold compound provides a high isolation voltage capability and low thermal resistance between the tab and the external heat-sink.

Absolute Maximum Ratings @T_j=25°C (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	60	V
V_{GS}	Gate-Source Voltage	+20	V
$I_D @ T_C=25^\circ C$	Drain Current, $V_{GS} @ 10V$	93	A
$I_D @ T_C=100^\circ C$	Drain Current, $V_{GS} @ 10V$	59	A
I_{DM}	Pulsed Drain Current ¹	380	A
$P_D @ T_C=25^\circ C$	Total Power Dissipation	34.7	W
$P_D @ T_A=25^\circ C$	Total Power Dissipation	1.92	W
E_{AS}	Single Pulse Avalanche Energy ³	180	mJ
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Units
Rthj-c	Maximum Thermal Resistance, Junction-case	3.6	°C/W
Rthj-a	Maximum Thermal Resistance, Junction-ambient	65	°C/W

Electrical Characteristics @ $T_j=25^{\circ}\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	60	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=40A$	-	-	2.4	m Ω
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2	-	4	V
g_{fs}	Forward Transconductance	$V_{DS}=5V, I_D=40A$	-	128	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=48V, V_{GS}=0V$	-	-	25	μA
I_{GSS}	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 0.1	μA
Q_g	Total Gate Charge ⁴	$I_D=40A$	-	120	192	nC
Q_{gs}	Gate-Source Charge ⁴	$V_{DS}=30V$	-	38	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁴	$V_{GS}=10V$	-	26	-	nC
$t_{d(on)}$	Turn-on Delay Time ⁴	$V_{DS}=30V$	-	31	-	ns
t_r	Rise Time ⁴	$I_D=40A$	-	91	-	ns
$t_{d(off)}$	Turn-off Delay Time ⁴	$R_G=6\Omega$	-	83	-	ns
t_f	Fall Time ⁴	$V_{GS}=10V$	-	110	-	ns
C_{iss}	Input Capacitance ⁴	$V_{GS}=0V$	-	7250	11600	pF
C_{oss}	Output Capacitance ⁴	$V_{DS}=50V$	-	1160	-	pF
C_{rss}	Reverse Transfer Capacitance ⁴	$f=1.0\text{MHz}$	-	20	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	1	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=40A, V_{GS}=0V$	-	-	1.3	V
t_{rr}	Reverse Recovery Time ⁴	$I_S=40A, V_{GS}=0V$	-	68	-	ns
Q_{rr}	Reverse Recovery Charge ⁴	$di/dt=100A/\mu s$	-	100	-	nC

Notes:

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Starting $T_j=25^{\circ}\text{C}$, $V_{DD}=30V$, $L=0.1\text{mH}$, $R_G=25\Omega$, $V_{GS}=10V$
4. Guaranteed by design.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Transfer Characteristics




Fig 13. Typ. Drain-Source on State Resistance




Fig 14. Total Power Dissipation




Fig 15. Normalized BV_{DSS} v.s. Junction Temperature

MARKING INFORMATION

